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SUMMARY
In recent years, advanced MVDC (medium-voltage direct-current) and HVDC (high-
voltage direct-current) power collection and transmission are becoming increasingly im-
portant in power systems. As the DC grids evolve, the interconnection of DC grids will
become essential in the future. A DC-DC converter that is suitable for high-voltage/power
is a key enabling technology for future DC networks. The DC-DModular Multilevel
Converter (DC MMC) which has originated from the AC-DC MMC circuit topology, is an
attractive converter topology for interconnection of medium-/high-voltage DC grids.
The objective of this research is to address the technical challenges associated with the
operation and control of the DC MMC. To this end, a mathematical model of the DC MMC
is proposed to determine the AC and DC components of the arm current, phase current, and
Sub-Module (SM) capacitor voltage ripple in steady state. This thesis presents the design
considerations for the DC MMC to meet the electrical specifications while satisfying the
design constraints. The accuracy of the developed model andthe effectiveness of the design
approach are validated based on the simulation studies in the PSCAD/EMTDC software
environment.
Proper operation of the DC MMC necessitates injection of an AC circulating current to
maintain its SM capacitor voltages balanced. The AC circulating current, however, needs
to be minimized for efficiency improvement. This thesis proposes a closed-loop control
strategy for the half-bridge SM based DC MMC to simultaneously regulate the output DC-
link voltage/current, maintain the SM capacitor voltages balanced, and mi imize the AC
circulating current for arbitrary voltage conversion ratio and power throughput. To address
the power derating issue of the DC MMC, an enhanced control strategy is developed, which
in conjunction with the full-bridge SMs, increases the power transfer capability and reduces
the AC circulating current. A laboratory prototype is developed to experimentally validate
the proposed control strategies.
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CHAPTER 1
INTRODUCTION AND LITERATURE REVIEW
1.1 Background
The abundant and low-carbon renewable energy resources such a offshore wind energy
offers significant environmental and economic benefits [1]. U.S. Department of Energy
projects that 35% of the U.S. electricity will be delivered by wind energy by 2050 [2].
The collection and transmission of the decentralized renewable energy from remote area
to urban area is a major challenge [3]. In recent years, advanced MVDC (medium-voltage
direct-current) and HVDC (high-voltage direct-current) power collection and transmission
are becoming increasingly important in power systems [4–6]. The MVDC/HVDC is better
suited for medium/long-distance power transmission as it offers many advantages over the
traditional AC architecture including [7, 8]:
• DC submarine or underground cables do not consume reactive pow r, allowing long
distance transmission of bulk energy.
• A bipolar HVDC line requires only two insulated sets of conductors. Compared to
the AC lines of comparable power capacity, HVDC lines offers reduced construction
cost and power losses.
• Sending and receiving end frequencies of a HVDC system are independent.
• Power flow is fully defined and controlled.
Traditionally, HVDC grids are developed for point-to-point bulk energy transmission
with a converter station at each end. As the DC grids evolve, int rconnection of DC grids
will become essential in the future. Possible scenarios of incorporating individual DC grids
includes:
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• Interconnection of two HVDC systems. Since the existing HVDC systems are devel-
oped independently, the operating voltage could be different. Incorporating a mix-
ture of DC grids with different voltage levels requires DC-DC converter to exchange
power between DC networks [9, 10].
• Interconnection of a MVDC collection system and HVDC transmission system. Tra-
ditionally, the interconnection among wind turbines is achieved based on MVAC
network via sub-sea cables. As the capacity of wind farms andpower rating of indi-
vidual wind turbines increase, a significant higher currentin collection networks and
longer power transmission distance between turbines are required. High transmis-
sion power losses motivate a transition from AC architecture to MVDC collection
network for offshore wind farms of large capacity [10].
• Interconnection of a established HVDC system and a regionalmulti-terminal MVDC
network to form a large DC network [11–14].
A DC-DC converter that is suitable for high-voltage/power is a key enabling technol-
ogy for future DC networks as power flow control and voltage adjustment must be achieved.
Specifically, DC-DC converters for future DC networks need to meet the following require-
ments [10]:
• Bidirectional power flow.
• High efficiency.
• High voltage/power rating.
In the technical literature, a few DC-DC converters developd for high-voltage/power
applications have been reported. Among them, a modular DC-DC converter that is devel-
oped based on the concept of the well-known DC-AC modular multilevel converter (MMC)
has gain increasing popularity.
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1.2 Literature Review
This section summarizes the state-of-the-art DC-DC converters, which are suitable for
medium-/high-voltage applications. The converter topologies are cat gorized into non-
isolated and isolated ones. In the isolated topologies, electrical isolation between the high-
voltage and the low-voltage sides is provided by an intermediat medium-/high-frequency
transformer. Moreover, the state-or-the-art single-stage DC-DC modular multilevel con-
verter topology and its variations are surveyed. The main advantages and disadvantages of
each topology are also discussed in this chapter.
1.2.1 Non-isolatedDC-DC ConverterTopologies
A resonant DC-DC converter capable of bidirectional power flow is proposed in [15] for
MW level HVDC applications. A unidirectional version of ther sonant converter is studied
in [16]. The application of the resonant DC-DC converter in DC grids is studied in [17].
Fig. 1.1 shows a bidirectional SCR-based resonant DC-DC converter. This converter is
comprised of two thyristor-based full bridges interconnected by a capacitor. Two LCL
resonant networks are incorporated to enable soft-switching of the thyristor valves. The
resonant DC-DC converter features the following properties:
• The converter allows step-up and step-down operations and bidirectional power flow
enabled by the back-to-back connection of thyristors.
• All thyristors are switched at zero-current resulting low sitching losses [17].
• The voltage conversion is achieve without a transformer.
Nevertheless, due to the resonant nature of this converter,the following drawbacks pose
challenges for high-power applications:
• High current stress on the resonant components, thereby, increasing the power losses












































































Figure 1.1: Circuit diagram of a SCR-based resonant DC-DC converter.
• High voltage and current stresses on the thyristors.
• Power control is achieve by switching frequency variation,which poses challenges
on the design of passive components.
A step-up unidirectional resonant converter utilizing IGBT switches and modules con-
sisting of inductor, capacitor, and diode is proposed in [18]. The switched capacitor soft-
switching resonant DC-DC converter is shown in Fig. 1.2. Theconverter achieves high
step-up ratio by connecting a number of cascaded capacitor clamped modules. The con-
verter features soft-switching in all active switches and diodes, thus offering high efficiency.
However, the resonant capacitors experience diff rent voltage stress under steady-state op-
eration. Consequently, the converter does not offer full modularity. Moreover, due to its
poor output voltage regulation, a second stage DC-DC converter is required to regulate the
output voltage. The aforementioned drawbacks limit the application of the IGBT-based
switched capacitor soft-switching resonant DC-DC converter in high-voltage/power appli-
cations.
A class of multilevel DC-DC converters that are derived fromthe conventional low-
voltage and low-power converters (buck, boost, or buck-boost) is proposed in [19–22]




































































Figure 1.2: Circuit diagram of the switched capacitor soft-switching resonant DC-DC con-
verter.
verter is shown in Fig. 1.3. This converter is derived from the conventional synchronous
buck converter by replacing the semiconductor switches by anumber of series-connected
capacitor-clamped switches. This class of converters avoids d rect series connection of
semiconductor switches, therefore any complex balancing circuit is eliminated [19]. The
main advantage of the buck-derived converter is the low voltage stress on semiconductor
switches and low electro-magnetic interference (EMI). Nevertheless, a major drawback is
inherently shared by the conventional converter derived topologies. The input/output in-
ductor carries full DC current. The high current stress on the inductor poses challenges on
magnetic design and results in bulky magnetic cores and additional power losses.
A resonant step-up DC-DC converter that is derived based on the Marx generator prin-
ciple is proposed in [23, 24]. Fig. 1.4 shows the Marx derivedDC-DC converter with N
capacitor stages. The converter charges the capacitors in parallel and discharges them in
series [23]. The main advantage of this converter is that a high step-up ratio can be achieve
by cascading multiple capacitor stages without using a transformer. However, the current










































Figure 1.3: Circuit diagram of the bidirectional buck-deriv d multilevel DC-DC converter.
common drawbacks as a switched capacitor topology:
• The converter offers poor output voltage regulation, thus a secondary stage is required
to regulate the DC voltage.
• The voltage stress of the capacitor is at least the full inputvoltage.
• The converter is not fully modular.
1.2.2 IsolatedDC-DC ConverterTopologies
Isolated DC-DC converters are widely used in DC-DC power conversion applications where
the galvanic isolation is provided by an AC transformer. Thedual-active-bridge (DAB)
DC-DC converter that was originally proposed in [25] is a potential converter topology for










































Figure 1.4: Circuit diagram of the unidirectional resonantstep-up Marx DC-DC converter.
interconnected by a medium-frequency AC transformer. Depending on the design crite-
ria, the DAB converter can be configured using single-phase bridge [25–29] or three-phase
bridge [25, 30–33]. A three-phase bridge DAB converter is shown in Fig. 1.5 where a three-
phase AC transformer is used to interconnect the primary andsecondary active bridges. The
leakage inductance of the intermediate transformer is utilized as the energy transferring el-
ement and the maximum power flow is limited by the leakage inductance [25]. The DAB
converter is capable of bidirectional power flow, which is achieved by controlling the phase
shift angle between the two active bridges and the output voltage magnitude of each indi-
vidual active bridge [34]. The switches in the active bridges can be switched at zero voltage
and/or zero current for a certain operating range. Various control s ategies are proposed to
extend the soft-switching range and minimize the transformer current of the DAB converter
[35–40]. Moreover, a high-voltage conversion ratio for step-up or step-down operation can
be achieved by selecting the turns ratio of the transformer.
Nevertheless, the DAB converter have some disadvantages that limit its use in high-
voltage/power applications:
• The active bridges need to be rated at the full converter power and voltage. Con-
sequently, for high-voltage/power applications, series and/or parallel connection of












































Figure 1.5: Circuit diagram of a bidirectional three-phaseDAB converter.
• For high voltage applications, high insulation requirement for the intermediate trans-
former may introduce additional parasitic components thatfurther increase the switch
rating requirement and switching losses [18].
To apply the DAB converter in high-power applications, the id a of connecting multi-
ple DAB converter units in series and/or parallel to increase the voltage and current ratings
without using series-connected semiconductor switches has been proposed [41–43]. A
input-series-output-parallel (ISOP) DAB converter is shown in Fig. 1.6 in which identi-
cal DAB modules are connected in series and parallel. The modular esign allows easier
scalability for the system [44]. Moreover, improved systemreliability can be achieved
by inserting redundant modules [43]. However, the main drawback of the series/parallel
connection of DAB converters is that a high number of low-power transformers need to
be isolated from the high-voltage DC side. This high insulation requirement consequently
leads to high cost and volume.
In 2002, Lesnicar and Marquardt proposed the concept of DC-AC modular multilevel
converter (MMC) [45] in which a number of identical half-bridge submodules (SM) are
switched to generate a multilevel AC voltage waveform. The concept of using multiple
low-voltage SMs to replace the switches in the conventionalDAB converter has gain in-
creasingly popularity [34, 46–48]. An MMC-based DAB converter is shown in Fig. 1.7. In


























Figure 1.6: Circuit diagram of an input-series output-parallel DAB converter.
not require multiple low-power transformers. Instead, a multilevel or a two-level voltage
waveform is generated across the transformer winding. The MMC-based DAB converter
topology offers inherent DC fault blocking capability and easy adoptionof power rating.
The series connection of semiconductor switches is avoided. However, the use of two
fully rated DC-AC stages results in poor utilization of total installed SM ratings, thereby
increasing the cost, volume and power losses [49].
1.2.3 DC-DC ModularMultilevel ConverterTopologies
The DC-AC MMC has become the most attractive converter topology for high-voltage and
high-power applications since its introduction in 2002. Anextensive research effort has
been made to address the technical challenges associated with its operation and control
[50–57]. The salient features of the DC-AC MMC make it suitable for various applica-
tions including High-voltage DC (HVDC) transmission systems [58–62], variable speed
drives [63–69], flexible AC transmission systems (FACT) [70, 1], and static synchronous
compensator (STATCOM) [72–75]. The salient features of theMMC are:
• Fully modular and scalable enabled by the use of identical low-v ltage SMs. High-























































Figure 1.7: Circuit diagram of the MMC-based DAB converter.
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• Low total harmonic distortion (THD) in the output AC waveforms enabled by the
multilevel architecture. The low THD significantly reducesthe requirement for AC
side filtering.
• Low EMI due to the lowdv/dt anddi/dt.
• Improved reliability enabled by introducing/enabling redundant SMs.
In 2013, the concept of single-stage DC-DC modular multileve converter (DC MMC)
that is inspired by the DC-AC MMC was proposed in [76, 80]. Thesingle-stage DC MMC
inherits the salient features of the DC-AC MMC and is a potential converter topology for
medium-/high-power DC-DC conversion systems, e.g., interconnection of DC grids.
Fig. 1.8 depicts the generic circuit topology of the DC MMC. The DC MMC is con-
structed based on a series connection of a number of identical half-bridge SMs. In contrast
to the AC-DC MMC, the DC MMC relies on an AC circulating current to exchange active
AC power between the upper and lower arms of each phase-leg tomaintain energy balance
of the SM capacitors. Therefore, the DC MMC need to have at least a DC loop and an
AC loop. In the generic topology shown in Fig. 1.8, a band-stop filter is installed at the
output DC terminal to prevent the AC circulating current from flowing to the DC terminal.
A band-pass filter is also installed to establish a low impedance path for the AC circulating
current [76]. Under steady-state operation, each arm generates an AC and a DC voltage
component. The DC voltage component dictates the DC-link voltage while the AC voltage
component drives an AC circulating current to exchange energy between the upper and
lower arms.
In contrast to the MMC-based isolated DC-DC converter, the DC MMC offers the fol-
lowing advantages:
• The intermediate AC transformer is eliminated, thereby, lead to a significant reduc-
tion in the requirement on magnetic design.

































Figure 1.8: Circuit diagram of the tuned filter DC MMC.
• The multi-frequency power conversion process enabled by the AC circulating elimi-
nates the use of two cascade fully rated DC-AC MMCs. The utilization ratio of the
total installed SMs is increased significantly and up to 50% of reduction in cost and
power losses is achieved [49].
Based on the DC MMC concept proposed in [76], various DC MMC circuit topologies
have been proposed in the literature. A polyphase DC MMC is shown in Fig. 1.9 where
multiple phase legs are employed to increase power rating ofthe converter [80]. The phase
legs of the DC MMC operate in a interleaving manner such that each of the phase-leg
only carries a portion of the total DC power. The interleaving operation also improves
the DC voltage and current ripple as the AC current components are canceled at the DC
terminal. The polyphase DC MMC employs inductive band-stopfilters shown in Fig. 1.9.
The multiphase structure allows the AC circulating currentto flow among the phase legs,


























































































Figure 1.9: Circuit diagram of the polyphase unipolar DC MMC.
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A two-phase-leg bipolar DC MMC that is constructed by symmetric connection of two
unipolar DC MMC is depicted in Fig. 1.10 [49]. In the bipolar DC MMC, the midpoint
of two unipolar DC MMC are connected together through reactive elements, establishing
a path for the AC circulating current to flow within the converter. The two-phase structure
allows the use of coupled inductors at the DC link 2 terminal.In the coupled inductor core,
the flux produced by the DC component is canceled, which results in significantly reduced
cost and complexity in the magnetic design. The bipolar DC MMC is able to step-down
the voltage from DC-link 1 to DC-link 2 if only half-bridge SMs are installed. The step-
up operation is enabled by installing full-bridge SMs in theouter arms allowing negative
voltage insertion. Moreover, the DC fault blocking capability can also be realized by the
full-bridge SMs [49]. It should be noted that the number of SMs in the outer (k) and inner
(r) arms is a design and optimization variable and does not necessarily need to be equal.
Several DC MMC topologies that utilize alternative filtering options have been pro-
posed to reduce the volume and cost due to the magnetics of theinductive filter. A DC
MMC that utilizes a cross-connected capacitor between the upper and lower arms is de-
picted in Fig. 1.11 [81], in which an AC current path is enabled by the arm inductor along
with the cross-connected capacitor. In this topology, the output inductor is eliminated.
However, a high voltage stress of at least one half of the high-voltage side is seen by the
capacitor [81]. In [82], the cross-connected capacitor is replaced by series-connected SMs
that generate a DC and an AC voltage component. The active cross- onnected branch over-
comes the voltage stress problem in the topology proposed in[81]. Nevertheless, the active
cross-connected branch requires additional semiconductor devices as well as capacitors,
which increase the cost, volume, and operational losses of the converter. A DC MMC that
utilizes active filter as the band-stop filter is shown in Fig.1.8 [83]. The use of the active
filter eliminates the passive inductive or capacitive filterin the DC MMC. However, the
active filter requires series connection of a number of full-bridge SMs. Therefore, the total



















































































































Figure 1.11: Circuit diagram of the DC MMC with capacitive filter.
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losses.
The operation and dynamic model of the DC MMC are studied in [84–86]. Several
control strategies are proposed in the literature. An AC circulating current control strategy
to maintain the power balance between the upper and lower arms of each phase-leg of the
DC MMC has been proposed in [49]. This control strategy preserves the amplitude of the
AC voltage component of the upper arm and actively controls the AC voltage component
of the lower arm such that the power balance between the upperand lower arms is main-
tained and the phase angle of the circulating current remains in phase with the upper arm
AC voltage. The open-loop control strategy proposed in [49]guarantees power balance of
the upper and lower arms. Nevertheless, it does not minimizethe AC circulating current
since the minimum AC circulating current is not necessarilyalways in phase with the upper
arm AC voltage. Reference [87] proposes an improved open-loop c ntrol strategy in which
the AC circulating current can be regulated at different phase angles for either the upper or
the lower arm, by assigning arbitrary splitting of VAR generation between upper and lower
arms. The control strategy proposed in reference [87] can achieve minimized AC circulat-
ing current by splitting VAR generation between the upper and lower arms. However, this
control strategy requires tunning of weighting parametersfor different voltage conversion
ratios and power throughputs to achieve a minimized AC circulating current.
1.3 Problem Statement
Recently, research effort has been made to address the technical challenges associated w th
the operation and control of the DC MMC [49, 76, 80, 84–87]. Nevertheless, there are still
barriers for the implementation of the DC MMC. One of the major challenges of the DC
MMC is the design of the converter. The DC MMC exploits an AC circulating current to
exchange active AC power between the upper and lower arms of each phase-leg to main-
tain its SM capacitor voltages balanced. Since both frequency a d amplitude of the AC























































































Figure 1.12: Circuit diagram of the DC MMC with active filters.
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verter efficiency and the size of passive components. Furthermore, theDC MMC topology
inherently requires a large phase filtering inductor to remove the AC component presented
in the phase current [49]. However, an over-sized inductor will add to the system cost and
size/volume. A design procedure to size the passive components and to select the operating
frequency is a critical step to optimize the converter performance. Since the basics of op-
eration of the DC MMC are significantly different from the DC-AC MMC, the developed
passive component sizing methods for the DC-AC MMC in [88–90] are not applicable to
the DC MMC.
In addition, the arm active AC power needs to be actively regulated to follow the arm
DC power component. The conventional SM capacitor sorting ad selection algorithm
combined with an open-loop controller [91, 92] employed forAC-DC MMC can only
guarantee the SM capacitor voltage balancing within each arm. To maintain the power
balance of the SM capacitors of the upper and lower arms within each phase-leg of the DC
MMC, a closed-loop control strategy is required. Moreover,the converter power losses
and the rating value of the power devices are directly associated with the amplitude of
the arm current. The arm current contains a DC component and an AC component which
is injected to maintain the SM capacitor energy balance. Therefore, the AC circulating
current must be minimized. In summary, the closed-loop control s rategy should regulate
the DC-link voltage/current, maintain the SM capacitor energy balance, and minimize the
AC circulating current. Moreover, the DC MMC experiences power derating issue as the
voltage conversion ratio deviates from 0.5. The derating problem is caused by the reduced
headrooms of the AC voltage components of the upper and lowerarms and is worsen when
the voltage conversion ratio is close to unity or zero. Therefore, to preserve the power
transfer capability over a wide range of voltage conversionratio for the DC MMC, there is
a need for an advanced control strategy.
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1.4 Thesis Scope
This thesis is focused on the control and design of the DC MMC.The DC MMC depends
on the multi-frequency power transfer mechanism to maintain i s SM capacitor energy bal-
ance. A mathematical model in the phasor domain is developedto describe the steady-state
operation of the DC MMC. Based on the mathematical model, this thesis presents the de-
sign considerations for the DC MMC to achieve high efficiency while satisfying the design
constraints. Design equations to determine the size of passive components are developed.
Subsequently, a systematic approach is developed such thatbased on certain given design
constraints, the size of passive components as well as the operating frequency of the con-
verter can be determined. Accuracy of the developed model and the design approach is
validated based on simulation studies in the PSCAD/EMTDC software environment.
This thesis also proposes a closed-loop control strategy for the half-bridge SM based
DC MMC to simultaneously regulate the output DC-link voltage/current, maintain the SM
capacitor voltages balanced, and minimize the AC circulating current for arbitrary voltage
conversion ratio and power throughput. The control strategy consists of an outer loop DC-
link current controller to regulate the low-voltage-side DC-link current combined with an
inner-loop power balance controller to maintain the power balance of the upper and lower
arms. Both current and voltage regulation strategies are presented. A current regulation
strategy offers quick and smooth changes in power transfer between the inerco nected
DC grids while the voltage regulation strategy offers quick dynamic control over the DC
voltage. The proposed control strategy guarantees proper bidirectional operation of the DC
MMC. Moreover, an enhanced control strategy is developed, which in conjunction with
the full-bridge SMs, increases the power transfer capability and reduces the AC circulating
current. Performance and eff ctiveness of the proposed control strategies are evaluated
based on simulation studies in the Matlab Simulink softwareenvironment.
A 3.5-kW laboratory prototype is developed and built to experim ntally validate the
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proposed control strategy. The design considerations of the prototype is presented in the
thesis.
1.5 Outline of the Thesis
Chapter 2 presents the architecture and operation of the DC MM circuit topology. Opera-
tion of the DC MMC with the half-bridge and full-bridge SMs are discussed. The derivation
of the steady-state model in the phasor domain is presented.Moreover, the dynamics of the
SM capacitor voltage is analyzed. Simulation results are provided to validate the proposed
model.
Chapter 3 proposes a closed-loop control strategy for the half-bridge SM based DC
MMC configuration. Two types of SM capacitor energy imbalance in a DC MMC are
analyzed. An AC circulating current needs to be injected andregulated to mitigate the
Type II imbalance. The power balance mechanism for a half-bridge SM-based MMC is
discussed and a closed-loop control strategy is presented.Simulation results are provided
to demonstrate the performance of the proposed controls strategy.
Chapter 4 presents a closed-loop control strategy for the full-bridge SM based DC
MMC configuration. The DC MMC relies on an AC voltage component in each arm to
drive an AC circulating current. The power transfer capability and amplitude of the AC
circulating current of the DC MMC is closely coupled with theavailable AC voltage head-
room. Full-bridge SM are utilized to extend power transfer capability and reduce the AC
circulating current. A closed-loop control strategy is proposed for the full-bridge based DC
MMC. Simulation results are presented to validate the proposed control strategy.
Chapter 5 explores a constraint-oriented design approach for t e DC MMC. The oper-
ating frequency has a significant impact on the size of the passive component and power
losses of the converter. Design constraints are identified and design equations are pre-
sented for the arm inductor, inductive filter, and SM capacitor. Subsequently, a systematic
design approach are presented to select the operating frequency and the size of the passive
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components. Simulation results are provided to validate the design approach.
Chapter 6 presents the development of a DC MMC laboratory prototype. The DC MMC
is designed based on the systematic design approach presented in Chapter 5. A constant-
voltage DC load and a DC power supply are connected to the DC links of the DC MMC to
mimic two interconnected DC grids. The experimental results are presented to demonstrate
the proposed mathematical model and control strategies.
Chapter 7 summarizes the contributions of the this thesis and outlines the future work
in the related areas.
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CHAPTER 2
OPERATION PRINCIPLE OF THE DC MMC
The single-stage DC MMC that is derived from the AC-DC MMC circuit topology inherits
the salient features of the DC-AC MMC. The chief advantage ofthe single stage DC MMC
over the traditional two-stage DC-AC-DC MMC based converter is reduced converter cost
and losses. In addition, a significant reduction in magneticrating is realized in DC MMC
relative to the two-stage topology.
The circuit topology and operation of the DC MMC differ from the DC-AC MMC in
the following ways [93]:
• Each arm of the DC-AC MMC containing N SMs is divided into two arms: a upper
arm and a lower arm.
• An additional filter network (passive or active) is added to prevent the AC current
from entering the DC link.
• An AC circulating current is injected and controlled to enable energy transfer be-
tween the upper and lower arms.
In this chapter, the principle of operation of the DC MMC is presented. A phasor-
domain model is developed to describe the steady-state operation of the DC MMC. The
dynamics of the SM capacitor voltage is also presented.
2.1 The DC-DC Modular Multilevel Converter
The circuit diagram of an M-phase-leg DC MMC is shown in Fig. 2.1, in which the DC-link
2 voltage,Vdc2, is larger than the DC-link 1 voltage,Vdc1.
The DC MMC consists of two arms per phase-leg, i.e., an upper arm (represented by


























































































Figure 2.1: Circuit diagram of anM-phase-leg DC MMC.
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series connection ofN SMs and an arm inductorL. The output terminal/mid-point of each
phase-leg is connected to the converter DC-link 1 terminal via the phase filtering inductor
Lo.
Each arm of the DC MMC may consist of the half-bridge, the full-bridge, or a combina-
tion of half-bridge and full-bridge SMs depending on the design and optimization criteria
of the converter. The half-bridge SM offers a lower semiconductor device count whereas
the full-bridge SM enables fault-blocking capability, step-up operation, and reduced AC
circulating current, which will be discussed in detail in Chapter 5.
The half-bridge SM in Fig. 2.1 can provide two voltage levelsacross its output terminal,
i.e., zero orvxi, jC , x ∈ {p, n}; i ∈ {1, 2, ...,N}; j ∈ {1, 2, ...,M}, depending on the switching
states of its complementary switchesS 1 andS 2. The two switching states of a half-bridge
SM are:
• S 1 = 1 andS 2 = 0: ON-state or inserted,
• S 1 = 0 andS 2 = 1: OFF-state or bypassed.
The full-bridge SM in Fig. 2.1 can provide three voltage leves across its output termi-
nal, i.e., zero,vxi, jC , or −v
xi, j
C , x ∈ {p, n}; i ∈ {1, 2, ...,N}; j ∈ {1, 2, ...,M}, depending on the
switching states of its two complementary switch pairs (S 1, S 2) and (S 3, S 4). The three
switching states of a full-bridge SM are:
• S 1 = S 4 = 1 andS 2 = S 3 = 0: POSITIVE-state,
• S 1 = S 4 = 0 andS 2 = S 3 = 1: NEGATIVE-state,
• S 1(S 2) = S 3(S 4) = 1 andS 2(S 1) = S 4(S 3) = 0: OFF-state or bypassed.
The DC MMC exploits an AC circulating current component to enable energy transfer
between the upper and lower arms. To prevent leakage of the ACcirculating current to































Figure 2.2: Circuit diagram of a 2-phase-leg DC MMC.
lower arms,Lo should be sufficiently large such that the ripple component of the phase
currents becomes negligible.
The schematic of a two-phase-leg DC MMC is shown in Fig. 2.2. The two-phase-leg
configuration enables the use of a differential mode chock as the output filter where a large
magnetizing inductance is seen by the AC current component.The flux produced by the DC
current component is canceled in the magnetic core, therebyminimizing the core volume
(no energy storage is required) [93]. For three or more phaselegs, a zig-zag transformer
can be utilized as the output filter.
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The number of phase legs of the DC MMC is chosen based on the powr rating re-
quirement. For high-power applications, multiple phase legs might be required to increase
the power rating of the converter. For the case ofM = 1, a series LC filter is inserted to
establish a path for the AC circulating current [94]. For thecase ofM > 1, the phase legs
operate in an interleaved manner, i.e., the gating signals among phase legs are identical
with a phase shift of2πM .
2.2 Principle of Operation
The DC MMC consists of multiple capacitor clamped SMs whose av rage voltages are
maintained at the nominal value during normal operation. Bycontrolling the switching
states of the SMs (insert or bypass the SM capacitors), each arm of the DC MMC synthe-
sizes a multilevel voltage waveform, which comprises of an AC and a DC component. The
DC voltage component dictates the DC link voltages and drives a DC current to bidirection-
ally transfer power between the DC links 1 and 2. The AC voltage component drives an AC
circulating current to exchange active AC power between theupper and lower arms. The
frequency of the arm AC voltages,ω which hereafter is referred as the operating frequency,
is a design/control parameter of the converter and can be chosen arbitrarily.
2.2.1 Principleof OrthogonalPowerFlow
The DC MMC relies on the principle of orthogonal power flow to transfer energy and
maintain power balance of its SM capacitors. The principle of orthogonal power flow
is conceptualized in Fig. 2.3, where the sender and receiverare comprised of n voltage
sources in various frequencies, respectively. A series RL impedance is placed in between
the sender and receiver. The power of the sending side is analyzed to illustrate the power



























Figure 2.3: A multi-frequency power transmission system.
expressed by:
vT (t) = VT0 + VT1cos(ωt) + VT2cos(2ωt) + · · · + VTncos(nωt). (2.1)
The current is expressed by:
i(t) = I0 + I1cos(ωt + ϕ1) + I2cos(2ωt + ϕ2) + · · · + Incos(nωt + ϕn). (2.2)
The instantaneous power of the sender is defined as:
p(t) = vT (t)i(t). (2.3)
The active power of the sender is defined as the mean value of the instantaneous power.
The mean value of the cross product terms with different frequencies are zero, leaving only
the voltage current product terms with the matching frequency. The active power of the
















Equation 2.4 reveals that the active power is generated onlyif the voltage and current
have matching frequency. Consequently, the active power flow at different frequencies
are decoupled from each other. The unique feature of a multi-frequency system enables a
converter to control the active power generated at different frequency independently [94].
It should be noted that the DC power is generated by voltage and current at zero frequency
thus can also be controlled independent of all other AC active powers.
In DC MMC, each arm generates a DC power to transfer energy between the DC links.
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To maintain the voltage balance of the SM capacitors, an AC power is generated and con-
trolled in each arm to compensate for the energy disturbancecaused by the DC power
transmission.
2.2.2 Steady-stateModel
A large-signal model of the DC MMC is developed in the phasor domain to describe its
steady-state operation. The following assumptions are made in the model derivation:
• The number of SMs of each arm is sufficiently large such that the AC voltage compo-
nent of the upper and lower arms only contain fundamental frequency components.
• The converter components are ideal and lossless, i.e., input power equals to the output
power.
• The capacitor voltages of the SMs within the same arm are maintained balanced by
an active capacitor voltage sorting and selection algorithm.
In deriving the steady-state model of the converter, for thesake of simplicity, only one
phase-leg is considered. Nevertheless, the mathematical model of one phase-leg can be
extended to the case of anM-phase-leg DC MMC.
Fig. 2.4 shows the corresponding equivalent circuit of a single phase-leg of the DC
MMC, wherevxdc andv
x
ac represent the DC and AC components of the arm voltage, respec-
tively, ixdc andi
x
ac represent the DC and AC components of the arm current, respectively, io,dc
represents the DC component of the phase current, andio,ac represents the AC component
of the phase current, which should be ideally equal to zero. The cascaded SMs within each
arm are represented by ideal controllable voltage sources.The voltage conversion ratio of


















































Figure 2.4: Equivalent circuit of one phase-leg of the DC MMC.
In the following analysis presented in this section, the AC voltage and current component














whereV pac andVnac represent the amplitudes of the AC voltage component of the upp r and
lower arms, respectively,Ipac andInac represent the amplitudes of the AC current component
of the upper and lower arms, respectively,Ioac represent the amplitude of the AC compo-
nent of the phase current, andφ, φp, φn, φo represents the phase angles of the upper arm
voltage AC component, the upper arm current AC component, the lower arm current AC
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component, and the phase current AC component with respect to the lower arm voltage
AC component, respectively. In the AC analysis presented inthis section, the phase angles
of voltages/currents are represented with respect to the AC component ofthe lower arm
voltage.
In the equivalent circuit shown in Fig. 2.4, the DC voltage component of each arm is a
function of D. The AC voltage component of the upper and lowerarms may have different
amplitude. Since the converter consists ofM identical phase-legs, the rated DC power is
equally shared among the phase-legs.
Based on the superposition principle, the converter phase-leg quivalent circuit can be
decomposed into DC and AC sub-circuits. To derive the DC equations, a DC equivalent
circuit of a single phase-leg is obtained and shown in Fig. 2.5. The DC equivalent circuit is
obtained by disabling the AC voltage sources shown in Fig. 2.4 such that the inductors are
represented as short circuit. Based on the assumption of a lossless conversion, the upper
and lower arm voltage and current DC components can be represented by:
vpdc = Vdc2− Vdc1, (2.7)























whereP is the converter output power and is considered positive when power flows from


































































Figure 2.6: AC equivalent circuit of: (a) the upper and (b) lower arms.
Two AC equivalent circuits are derived by disabling the DC voltage sources in Fig.
2.4. Since none of the converter DC terminals carries any AC component under normal
operation, for the AC analysis, they can be represented as short circuits. The AC equivalent
circuit of the upper arm, shown in Fig. 2.6(a), is obtained byenabling only the upper
arm AC voltage source and the AC equivalent circuit of the lower arm, shown in Fig.
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2.6(b), is obtained by enabling only the lower arm AC voltagesource. In this way, the
AC component of the arm currents and the phase current produced by the AC voltages of
the upper and lower arms are analyzed separately. In Fig. 2.6, ĩp|pac and ĩ
p|n
ac represent the
AC components of the upper arm current produced by the AC voltages of the upper and
lower arms, respectively,ĩn|pac andĩ
n|n
ac represent the AC components of the lower arm current
produced by the AC voltages of the upper and lower arms, respectively, andĩ|po,ac and ĩ
|n
p,ac
represent the AC components of the phase current produced bythe AC voltages of the
upper and lower arms, respectively. Based on the equivalentcircuits of Figs. 2.6(a) and (b),



























where XL = ωL is the arm inductive reactance andXLo = ωLo is the phase inductive
reactance.






whereĩx∗ac represents the complex conjugate of the upper and lower arm cu rent AC com-
ponents. By substituting̃ipac from (2.13) and̃inac from (2.14) into (2.16), the arm AC active


































Figure 2.7: Arm DC power versus conversion ratio to transferone per unit power.
2.2.2.1 Power Balance Constraint
The AC component of the arm current in the DC MMC serves as a mean for exchanging
power between the upper and lower arm of each phase-leg. To maintain steady-state power
balance of each SM capacitor, summation of the active AC power and DC power flowing
through each arm must be equal to zero. By equating AC and DC powers for each arm, the













Fig. 2.7 presents the eff cts of the conversion ratio on the arm power for various number
of phase-legs to transfer one per unit power. As the conversion ratio increases, the DC
power transferred by each arm decreases. Consequently, theAC power required to maintain
the power balance of each SM capacitor voltage reduces.
2.2.2.2 SM Capacitor Voltage Balancing
The SM capacitor voltages need to be maintained balanced. Uner normal operation of the
DC MMC, two types of SM capacitor voltage imbalances exist:
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• Type I: the imbalance amongst the SM capacitor voltages in the same arm, and
• Type II: the deviation of average SM capacitor voltages betwe n the upper and lower
arms.
Type I imbalance, which also exists in the conventional DC-AMMC, is due to unequal
charge/discharge of the SM capacitors in the same arm. Extensive resea ch effort has been
made to mitigate Type I imbalance. The most common method of mitigating Type I imbal-
ance is the selection method that sorts and selects SMs to be inserted/bypassed based on
the arm current direction [95]. In contrast, Type II imbalance that is caused by DC power
transfer between the DC links is unique to the DC MMC [96]. As shown in Fig. 2.4, the
DC power can be transfered bidirectionally between the DC links. The energy stored in
the SM capacitors of one arm will quickly deplete and saturate the other arm of the same
phase-leg, if each arm produces only a DC current. Consequently, the average voltage of
the SM capacitors in the upper and lower arms will deviate from the nominal value even
though the voltages of SM capacitors are maintained balanced within the same arm. To mit-
igate Type II imbalance, the DC MMC exploits an AC circulating current to enable active
AC power exchange between the upper and lower arms and to offset the voltage deviation
of the SM capacitors caused by the DC power transfer. The AC circulating current needs
to be actively controlled to maintain the average capacitorvoltages of the upper and lower
arms at the nominal value. The closed loop control strategy will be discussed in Chapter 3.
2.2.3 Dynamicsof theSM CapacitorVoltages








whereC is the SM capacitance,vΣp,n is the sum of SM capacitor voltages of the upper or
the lower arm, andmp,n represents the insertion index of the upper or the lower arm.
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The sum of the SM capacitor voltages is given by:
vΣp,n = NvC,nominal+ N∆v
p,n
C , (2.20)
wherevC,nominal represents the nominal value of the SM capacitor voltage and∆v
p,n
C repre-
sents the ripple component of the SM capacitor voltage of theupper or lower arm. The SM
capacitance C is normally sized sufficiently large such that|∆vp,nC | ≪ Vdc2.
The insertion indices of the upper and lower arms are expressed by:
mp =
(Vdc2− Vdc1) + V
p,ref









whereV p,ref andVn,ref represent the reference for the amplitude of the AC component of
the upper and lower arms, respectively,φref represents the reference for the phase angle
of the AC component of the upper arm voltage, andω represents the converter operating
frequency.











− 1)+ Inac cos(ωt + φn). (2.24)
Substituting formp,n from (2.21) - (2.22) andip,n from (2.23) - (2.24) into (2.19) and
integrating both sides of the results, the SM capacitor voltage ripple component can be
expressed by:




























sin(2ωt + φn)], (2.26)
whereXC = 1/ωC represents the SM capacitive reactance.
As shown in (2.25) and (2.26), the ripple component of the SM capa itor voltages of
the upper and lower arms include one fundamental component term as well as a second-
order harmonic term. The amplitude of the fundamental term depends upon the ratio of the
input and output DC-link voltages. The magnitude of the SM capacitor voltage ripple in the
upper and lower arms is a function of the conversion ratio. Asthe conversion ratio deviates
from 0.5, the magnitudes of the SM capacitor voltage ripple of the upper and lower arms
become different. Therefore, it is important to sizeXC to ensure the magnitudes of the SM
capacitor voltage ripple in both arms stay below the design constraint.
2.3 Simulation Validation
The proposed mathematical model of the DC MMC is validated bysimulation studies.
A half-bridge SM-based two-phase-leg DC MMC model is constructed in the Matlab
Simulink software environment. The control strategy proposed in Chapter 3 in current reg-
ulation mode is adopted. The simulated waveforms for the DC MMC operating at various
voltage conversion ratios are presented in three case studie . The simulated and analytical
results of the peak-to-peak SM capacitor voltage ripple in the upper and lower arms, the
peak-to-peak magnitude of the arm current, the peak-to-peak magnitude of the phase cur-
rent, and the reference phase shift angle to maintain energybalance of the SM capacitors
are compared to verify the accuracy of the proposed large-sinal model. The parameters of
the study system are listed in Table 2.1.
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Table 2.1: Parameters of the Study System
Converter Parameters Value
Number of phase legs,M 2
Number of SMs per arm,N 4
SM capacitor,CSM 2.4 mF
Arm inductor,L 0.65 mH
Phase filtering inductor,Lo 400 mH
Operating frequency,ω 360 Hz
DC-link 2 voltage,Vdc2 8 kV
2.3.1 CaseI: Steady-stateOperationat D = 0.8
Figs. 2.8-2.9 show the simulated waveforms of the DC MMC operating atD = 0.8, trans-
ferring P = 2 MW andP = −2 MW, respectively. In the simulation results presented in
this section, waveforms of only phase-leg 1 are shown due to the symmetric structure of
the converter. As shown in Figs. 2.8(c) and 2.9(c), the voltage ripple of the upper arm
capacitors is less than that of the lower arm capacitors due to the non-linear relationship
between the voltage conversion ratio and the SM capacitor voltage ripple. As shown in
Figs. 2.8(d) and 2.9(d), the AC current component of the upper and lower arms are equal
because sufficiently large phase filtering inductors guarantee negligible phase current ripple
shown in Figs. 2.8(e) and 2.9(e).φ = 155° andφ = 204° are required to ensure energy
balance of the SM capacitors forP = 2 MW andP = −2 MW as shown in Figs. 2.8(g) and
2.9(g), respectively.
The comparison between the simulated and analytical results forP = 2 MW andP = −2
MW are summarized in Tables 2.2-2.3, respectively. As demonstrated in the tables, the
errors associated with the analytical results obtained based on the proposed mathematical
model are less than 7% compared to the simulated results.
2.3.2 CaseII: Steady-stateOperationat D = 0.6
Figs. 2.10-2.11 show the simulated waveforms of the DC MMC operating atD = 0.6,




























































































Figure 2.8: Steady-state converter waveforms forP = 2 MW when D=0.8: (a) input and
output DC voltages, (b) input and output currents, (c) SM capa itor voltages of the upper
and lower arms of phase-1, (d) upper and lower arm currents ofphase-1, (e) phase current




























































































Figure 2.9: Steady-state converter waveforms forP = −2 MW when D=0.8: (a) input and
output DC voltages, (b) input and output currents, (c) SM capa itor voltages of the upper
and lower arms of phase-1, (d) upper and lower arm currents ofphase-1, (e) phase current
of phase-1, (f) upper and lower arm reference voltages of phase-1, and (g) reference phase
shift.
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Table 2.2: Simulation and Analytical Results of the DC MMC atD = 0.8 andP = 2 MW
Simulation Analytical Error
Upper arm SM capacitor voltage
(peak-to-peak value) 13 V 13.4 V 3%
Lower arm SM capacitor voltage
(peak-to-peak value) 78 V 78.2 V 0.25%
AC current component of the upper and lower arm
(peak-to-peak value) 0.56 kA 0.54 kA 3.5%
AC current component of the phase current
(peak-to-peak value) 4.7 A 4.57 A 2.5%
Reference phase-shift angle 155° 152° 1.9%
Table 2.3: Simulation and Analytical Results of the DC MMC atD = 0.8 andP = −2 MW
Simulation Analytical Error
Upper arm SM capacitor voltage
(peak-to-peak value) 12.6 V 13.4 V 6.3%
Lower arm SM capacitor voltage
(peak-to-peak value) 74 V 78.2 V 5.2%
AC current component of the upper and lower arm
(peak-to-peak value) 0.53 kA 0.54 kA 1.8%
AC current component of the phase current
(peak-to-peak value) 4.6 A 4.56 A 0.8%
Reference phase-shift angle 204° 208° 1.9%
2.11(c), the voltage ripple of the upper arm capacitors is les than that of the lower arm
capacitors but the difference is smaller compared to theD = 0.8 case. The average SM
capacitor voltage of the upper and lower arms are maintainedat 2 kV indicating that the
energy balance is maintained. The arm currents of the upper and lower arms consist of an
AC and a DC component as shown in Figs. 2.10(d) and 2.11(d). The AC current component
is controlled to maintain the energy balance of the SM capacitors while the DC current
component is controlled to deliver DC power to the DC-link.φ = 161° andφ = 200° are
generated by the controller to maintain the energy balance of the SM capacitors forP = 3
MW andP = −3 MW as shown in Figs. 2.10(g) and 2.11(g), respectively.
The comparison between the simulated and analytical results forP = 3 MW andP = −3
MW are summarized in Tables 2.4-2.5, respectively. As demonstrated in the tables, the
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errors associated with the analytical results obtained based on the proposed mathematical
model are less than 7% compared to the simulated results.
Table 2.4: Simulation and Analytical Results of the DC MMC atD = 0.6 andP = 3 MW
Simulation Analytical Error
Upper arm SM capacitor voltage
(peak-to-peak value) 40 V 38.4 V 4%
Lower arm SM capacitor voltage
(peak-to-peak value) 72 V 73.5 V 5.2%
AC current component of the upper and lower arm
(peak-to-peak value) 0.798 kA 0.788 kA 1.2%
AC current component of the phase current
(peak-to-peak value) 9.5 A 9.26 A 2.5%
Reference phase-shift angle 161° 159° 1.2%
Table 2.5: Simulation and Analytical Results of the DC MMC atD = 0.6 andP = −3 MW
Simulation Analytical Error
Upper arm SM capacitor voltage
(peak-to-peak value) 36 V 38.4 V 6%
Lower arm SM capacitor voltage
(peak-to-peak value) 79 V 73.5 V 6.9%
AC current component of the upper and lower arm
(peak-to-peak value) 0.799 kA 0.788 kA 1.3%
AC current component of the phase current
(peak-to-peak value) 9.5 A 9.26 A 2.5%
Reference phase-shift angle 200° 201° 0.5%
2.3.3 CaseIII: Steady-stateOperationat D = 0.4
Figs. 2.12-2.13 show the simulated waveforms of the DC MMC operating atD = 0.4
transferringP = 2 MW andP = −2 MW, respectively. As shown in Figs. 2.12(c) and
2.13(c), the voltage ripple of the upper arm capacitors is greater than that of the lower arm
capacitors in this case.φ = 161° andφ = 199° are required to ensure energy balance of





























































































Figure 2.10: Steady-state converter waveforms forP = 3 MW when D=0.6: (a) input and
output DC voltages, (b) input and output currents, (c) SM capa itor voltages of the upper
and lower arms of phase-1, (d) upper and lower arm currents ofphase-1, (e) phase current




























































































Figure 2.11: Steady-state converter waveforms forP = −3 MW when D=0.6: (a) input and
output DC voltages, (b) input and output currents, (c) SM capa itor voltages of the upper
and lower arms of phase-1, (d) upper and lower arm currents ofphase-1, (e) phase current
of phase-1, (f) upper and lower arm reference voltages of phase-1, and (g) reference phase
shift.
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The comparison between the simulated and analytical results forP = 3 MW andP = −3
MW are summarized in Tables 2.6-2.7, respectively. As demonstrated in the tables, the
errors associated with the analytical results obtained based on the proposed mathematical
model are less than 7% compared to the simulated results.
Table 2.6: Simulation and Analytical Results of the DC MMC atD = 0.4 andP = 2 MW
Simulation Analytical Error
Upper arm SM capacitor voltage
(peak-to-peak value) 79 V 74 V 6.3%
Lower arm SM capacitor voltage
(peak-to-peak value) 37 V 39 V 5.4%
AC current component of the upper and lower arm
(peak-to-peak value) 0.8 kA 0.802 kA 0.25%
AC current component of the phase current
(peak-to-peak value) 9 A 9.3 A 3.3%
Reference phase-shift angle 161° 159° 1.2%
Table 2.7: Simulation and Analytical Results of the DC MMC atD = 0.4 andP = −2 MW
Simulation Analytical Error
Upper arm SM capacitor voltage
(peak-to-peak value) 72 V 74 V 2.7%
Lower arm SM capacitor voltage
(peak-to-peak value) 40 V 39 V 2.5%
AC current component of the upper and lower arm
(peak-to-peak value) 0.798 kA 0.802 kA 0.5%
AC current component of the phase current
(peak-to-peak value) 9.6 A 9.3 A 3.1%
Reference phase-shift angle 199° 201° 1%
2.4 Chapter Summary
This chapter presents the architecture and operation princi le of the single stage DC MMC.
The DC MMC features reduced converter cost and operating losses as compared to the tra-
ditional DC-AC-DC MMC based converter. Only half-bridge SMis required for bidirec-





























































































Figure 2.12: Steady-state converter waveforms forP = 2 MW when D=0.4: (a) input and
output DC voltages, (b) input and output currents, (c) SM capa itor voltages of the upper
and lower arms of phase-1, (d) upper and lower arm currents ofphase-1, (e) phase current




























































































Figure 2.13: Steady-state converter waveforms forP = −2 MW when D=0.4: (a) input and
output DC voltages, (b) input and output currents, (c) SM capa itor voltages of the upper
and lower arms of phase-1, (d) upper and lower arm currents ofphase-1, (e) phase current
of phase-1, (f) upper and lower arm reference voltages of phase-1, and (g) reference phase
shift.
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The DC MMC relies on the principle of orthogonal power flow to transfer power be-
tween its DC links and maintain capacitor voltage balance ofits SMs. The steady state
model that is derived in the chapter reveals the power balance constraint of each arm. A
shift of the DC operating point of the DC MMC may impose a significant change of its
power balance condition. It is essential to control the AC circulating current to maintain
the power balance of the converter.
A mathematical model is developed for the DC MMC. The accuracy of the proposed
model is validated in simulation studies at various operation conditions.
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CHAPTER 3
CLOSED-LOOP CONTROL OF THE HALF-BRIDGE SM BASED DC MMC
The DC MMC relies on AC active power to maintain the average voltage of its SM capaci-
tors at nominal value. Dynamically varying DC load power mayshift the AC active power
that is necessary to maintain the energy balance of the SM capacitors. An open-loop con-
trol strategy is incapable of tracking dynamically changing load conditions. Consequently,
the average SM capacitor voltages deviate from the nominal value.
Fig. 3.1 shows the SM capacitor voltages of a DC MMC, when subjected to a power
change under open-loop control. Initially, the converter operates under steady state trans-
ferring −2.5 MW power. At t = 0.02 s, the load ramps down to−1.5 MW, which in
turn shifts the AC power required to maintain the energy balance of the SM capacitors.
Consequently, the energy stored in the SM capacitors are no longer balanced, resulting in
divergence of the average SM capacitor voltages from the nominal value.
In this chapter, a close-loop control strategy is developedto simultaneously regulate
the output DC-link current/voltage, maintain the SM capacitor voltages balanced, and
minimize the AC circulating current for any arbitrary voltage conversion ratio and power
throughput. The control scheme consists of a DC-link current/voltage regulator to regulate
the low-voltage-side DC-link current/voltage combined with a power balance controller to
maintain the power balance between the upper and lower arms.
The DC MMC based on half-bridge SMs features low semiconductor losses and device
count. The close-loop control strategy developed in this chapter is focused on the half-
bridge configuration. Consequently, step-down operation with bidirectional power transfer
is covered in this chapter.
Performance and effectiveness of the proposed control strategy are evaluated bsed on









































Figure 3.1: SM capacitor voltage divergence subsequent to aload power change: (a) DC
link voltages, (b) reference converter load power, and (c) SM capacitor voltages.
prototype is developed and built to experimentally validate the proposed control strategy.
The details of the experimental validation will be covered in Chapter 6.
3.1 Development of the Closed-loop Control Strategy
3.1.1 SM CapacitorVoltageBalancingStrategy
As discussed in Chapter 2, both DC and active AC power components flow in each arm of
the DC MMC. The mismatch between the DC and AC active powers cau es Type II SM
capacitor imbalance, which leads to unequal average SM capacitor voltage between the
converter arms.
As shown in (2.11), the arm DC power is fixed by external variables, i.e.,Vdc1, Vdc2,
andP. To satisfy (2.18), the arm active AC power should be actively controlled to track the
arm DC power in the upper and lower arms. To control the arm active AC power,V pac, Vnac,
andφ are controlled to inject an AC circulating current.
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Equation (2.18) reveals two possible control strategies tomaintain the power balance
of each arm:
• Strategy 1: maintainφ constant and changeV pac andVnac to accommodate changes in
Vdc1, Vdc2, andP;
• Strategy 2: maintainV pac andVnac constants and changeφ to accommodate changes in
Vdc1, Vdc2, andP.
Both strategies are equally valid in maintaining the averagSM capacitor voltages bal-
ance of the arms. Nevertheless, Strategy 2 is preferred for two easons: (i) it is capable of
minimizing the injected AC circulating current by maintaining V pac andVnac at their maxi-
mum attainable values and (ii) it avoids over-modulation bymaintaining the peak value of
arm voltages at constants.
From the power loss, device rating and cost perspectives, itis essential to minimize the
amplitude of the injected AC circulating current. Fig. 3.2 illustrates the impact ofφ onV pac,
Vnac, and the AC circulating current. In Fig. 3.2, it is assumed that a positive 1 p.u. power is
transfered. Based on Fig. 3.2, four important facts are reveal d:
• The requiredV pac andVnac to maintain the power balance is symmetric with respect to
φ = π2.
• The requiredV pac andVnac increases asφ deviates from
π
2 in both directions and reaches
the maximum asφ approaches 0 orπ for various D.
• The amplitude of the AC circulating current to maintain the power balance decreases
asφ increases and reaches the minimum atV xac = V
x
ac,max, x ∈ {p, n} for various D.






























































Figure 3.2: Impact ofφ on (a) the amplitude of the AC component of the arm voltage and
(b) the AC circulating current for various D.
Consequently, forP > 0, to minimize the AC circulating current while maintainingthe
power balance between the upper and lower arm for various D, two conditions must be
satisfied:
• The converter must operate in the region ofφ ∈ [ π2, π).
• V pac andVnac must be maintained at their maximum attainable values for various D.
Similarly, for P < 0, the converter must operate in the region ofφ ∈ (π, 3π2 ]. This analysis
implies that Strategy 2 is the preferred control strategy for the DC MMC as it can always
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maintainV pac andVnac at their maximum attainable values, regardless ofP andD. In contrast,
although Strategy 1 can also maintain the power balance in the arms, it lacks the ability to
minimize the AC circulating current. AsP changes, the requiredφ to inject the minimized
AC circulating current also varies. Consequently, maintaining φ at a constant value does
not always produce a minimized AC circulating current.
3.1.2 TheMaximumAttainableAmplitudeof theArm Voltages
It is assumed that during normal operation, the capacitor voltages of the SMs are maintained
at Vdc2N . For proper operation of the converter, the following constraints must be satisfied:
• The half-bridge SM can only insert a positive voltage in the ON-state, thus the in-
stantaneous arm voltage must be greater than zero.
• The maximum instantaneous arm voltage must be smaller than the DC-link 2 voltage.
Therefore, the maximum amplitudes of the AC component of theupper and lower arm











Fig. 3.3 shows the maximum attainable amplitude of the AC comp nent of the upper
and lower arm voltages versus D. As shown in Fig. 3.3, the AC components of the voltages
of the upper and lower arms have the same maximum attainable vlu for a given D.V pac,max
andVnac,maxreach the maximum atD = 0.5. As the conversion ratio moves away from 0.5,
V pac,maxandVnac,maxdecrease linearly in both directions.
3.1.3 TheClosed-loopControlStrategy
The proposed closed-loop control strategy for the DC MMC involves three tasks:
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Figure 3.3: The maximum attainable amplitude of the AC component of the arm voltages
versus the voltage conversion ratio.
• Minimization of the voltage divergence between the SM capacitors in the upper and
lower arms of each phase-leg.
• Minimization of the AC circulating current required to maintain the power balance
of the upper and lower arms.
• Regulation of the DC-link power.
The modulation signals for the upper and lower arms of each phase-leg are expressed
by:
vp,ref = vp,refdc + V
p,ref
ac cos(ωt + φ
ref), (3.3)
vn,ref = vn,refdc + V
n,ref
ac cos(ωt). (3.4)
Fig. 3.4 shows the overall block diagram of the proposed control s rategy in current
regulation mode, which consists of a phase current regulator combined with an arm power
balance controller.vp,refdc and v
n,ref
dc are generated by the DC-link current regulator while
V p,refac , V
n,ref
ac , andφref are generated by the arm power balance controller to maintain the SM
capacitor voltages balanced. The control strategy shown inFig. 3.4 is designed for inter-
connecting two DC power grids. Consequently, the DC-link current regulator is applied
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as the outer loop controller to achieve a fast and smooth control i the power throughput
of the converter. Since the phase current of each phase-leg is r ulated independently, the
proposed control strategy can be easily scaled up for an arbitr ry number of phase legs.
In case ofM > 1, the DC-link current is equally split amongst theM phases. An evenly
distributed DC current among the phases is essential for preventing core saturation in the
coupled inductor and the zigzag grounding transformer where the DC fluxes produced by
different phase currents should be perfectly canceled.
To regulate the phase/DC-link current at its reference value, the DC-link currentregu-
lator employs a Proportional-Integral (PI) compensator that acts on the difference between
the reference and measuredio generatingv
n,ref
dc to facilitate bidirectional DC power transfer.
vp,refdc is determined by subtractingv
n,ref






As shown in Fig. 3.4, the arm power balance controller maintains the power balance
between the upper and lower arms such that the deviation of the average SM capacitor
voltages is minimized. To this end, a voltage error is generated by comparing the average
of the sum of the SM capacitor voltages between the upper and lower arms. This error
indicates the magnitude of Type II imbalance between the upper and lower arms. Since
the ripple component of each SM capacitor voltage in a DC MMC mainly consists of
fundamental and second-order harmonic frequency terms, two notch filters are utilized
to remove the ripple components from the measured sum of SM capacitor voltage. A PI
compensator acts on the error to generateφref that drives an active AC power to minimize
the deviation of the SM capacitor voltages of the upper and lower arms.
To minimize the AC circulating current,vp,refdc andv
n,ref
dc generated by the DC-link current
regulator are substituted into (3.1) and (3.2) to determineV pac,maxandVnac,max. The maximum
attainable AC components of the arm voltages are applied by the power balance controller




ac = Vnac,max. In this way, the maximum attainable values of
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Figure 3.5: Normalized converter power throughput versusφ.
Fig. 3.5 demonstrates P versusφ for various D. In Fig. 3.5, it is assumed that the
maximum attainable arm voltages are applied to achieve a minimized AC current. Based
on the referenceP (by controllingIrefdc1), a uniqueφ is required to maintain the power balance
of the upper and lower arms. As shown in Fig. 3.5, the DC MMC operates in the region
of φ ∈ [ π2, π) for P > 0 and in the region ofφ ∈ (π,
3π
2 ] for P < 0. The maximum positive
power is delivered atφ = π2 while the maximum negative power is delivered atφ =
3π
2 . It
should be noted that, due to the fact thatV pac,maxandVnac,maxare reduced as D increases, the
maximum P decreases as D increases.
For applications where a voltage regulation is desired, theDC-link current regulator is
replaced with a DC-link voltage regulator. The overall block diagram in voltage regulation
mode is shown in Fig. 3.6. The DC-link voltage regulator is comprised of an outer voltage
regulation loop and an inner current regulation loop, whichemploy two PI compensators.
In the block diagram shown in Fig. 3.6, the DC-link 1 voltage is regulated assuming that
a voltage source is connected to the DC-link 2. Similar to thecurrent control mode,vp,refdc
andvn,refdc are generated by the DC-link voltage regulator. The power balance controller is






















































































To demonstrate performance and effectiveness of the proposed closed-loop control strategy,
a switched model of a two-phase-leg DC MMC of Fig. 2.2 is constructed in the Matlab
Simulink. The proposed closed-loop control strategy in both current and voltage control
modes is implemented. The parameters of the study system arelisted in Table 3.1.
Table 3.1: Parameters of the Study System
Converter Parameters Value
Number of phase legs,M 2
Number of SMs per arm,N 4
SM capacitor,CSM 4.2 mF
Arm inductor,L 0.8 mH
Phase filtering inductor,Lo 260 mH
Operating frequency,ω 360 Hz
Rated power throughput,|P| 5 MW
DC-link 1 voltage,Vdc1 5.28 kV
DC-link 2 voltage,Vdc2 8.8 kV
3.2.1 CaseI: CurrentRegulationMode
For the current regulation mode validation, the low-voltage and high-voltage sides of the
DC MMC are modeled by two voltage sources to mimic interconnection of two DC grids at
different voltage levels. The converter operates atD = 0.6 and is controlled to exchange a
commanded power between its two DC links. The SPWM strategy in conjunction with the
sorting algorithm is adopted to generate the gating signalswhile maintaining the voltage
balance of the SM capacitors within the same arm. The parameters of the PI compensators
employed in the controller are summarized in Table 3.2.
The simulated waveforms for the study system in current regulation mode are shown in
Fig. 3.7. Initially, the two-phase-leg DC MMC system is in steady state andIrefdc1 is set to
-0.95 kA such thatP = −5 MW is transferred. As shown in Fig. 3.7(b), att = 0.03 s,Idc1 is
ramped up from -0.95 kA to+0.95 kA within 20 ms. This change corresponds to a power
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Table 3.2: Controller Parameters in the Current Control Mode
Control Parameters Value
Proportional gain of the current regulator 2
Integral gain of the current regulator 150
Proportional gain of the power balance controller0.6
Integral gain of the power balance controller 8
flow reversal from -5 MW to 5 MW from DC-link 1 to DC-link 2.
Fig. 3.7(c) illustrates the SM capacitor voltages of both phase legs. The average volt-
ages of the SM capacitor are maintained balanced under steady st te. As the DC power
command changes, the active AC power of the upper and lower arms required to maintain
the SM capacitor voltage balancing also changes. Consequently, subsequent to the power
flow reversal command, the average voltages of the SMs in the upp r and lower arms di-
verge from each other . This deviation caused by the sudden change of the DC power flow
is quickly mitigated by the arm power balance controller within less than 40 ms as shown
in Fig. 3.7(c). It should be noted that the magnitude of the SMcapacitor voltage ripple is
a function of D. Consequently, the ripple magnitude of the SMcapacitor voltages varies as
P changes due to the fact that the voltage conversion ratio ofhe DC MMC is adjusted to
accommodate the change in P.
Figs. 3.7(e) and (f) illustrate the reference voltages of the upper and lower arms of
phase legs 1 and 2, respectively, in which the actions of the clos d-loop controller is demon-
strated. The controller performs the following functions:
• The DC components ofvp,ref andvn,ref are controlled to regulateIdc1. Betweent = 0
s andt = 0.03 s when the converter operates in steady state andP = −5 MW, the
DC component ofvn,ref is greater thanVdc1 to facilitate negative power flow. After
t = 0.03 s when the direction ofIrefdc1 is reversed, the DC component ofv
n,ref is reduced
to reverse the direction ofIdc1 as shown in Figs. 3.7(e) and (f). The DC-link currents
are well regulated by the closed-loop control strategy as illu trated in Fig. 3.7(b).

















































































Figure 3.7: Simulated converter waveforms in current regulation mode under power ramp:
(a) DC links 1 and 2 voltages, (b) DC links 1 and 2 currents, (c)SM capacitor voltages of
the upper and lower arms of phase legs 1 and 2, (d) arm currentsof phase legs 1 and 2, (e)
arm voltage reference of phase-leg 1, and (f) arm voltage reference of phase-leg 2.
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imum values. As demonstrated in Figs. 3.7(e) and (f), the peak voltages of the
upper arms are maintained at 8.8 kV while the minimum voltageof the lower arms
is maintained at 0 V. Consequently, the magnitude of the AC circulating current is
minimized. It should be noted that since the amplitudes of the arm voltages are
maintained at their maximum values, over-modulation of thearm voltages is avoided
regardless of the operating condition of the converter.
• φ is controlled to minimize voltage deviation of the SM capacitors in the upper and
lower arms. Betweent = 0 s andt = 0.03 s, the AC component ofvp,ref leads that
of vn,ref to facilitate active AC power flow from the upper arm to the lower arm. φ
is reduced during the transient to accommodate the change ofdirection of P. As the
direction of P is reversed, the active AC power flow between tharms is reversed as
well. Once the converter reaches steady state, the AC component fvp,ref lags that of
thevp,ref to facilitate active AC power flow from the lower arm to the upper arm.
The simulated waveforms of the DC MMC system under power stepchange is shown
in Fig. 3.8. Initially, the two-phase-leg DC MMC system is insteady stateP = −5 MW
is transferred. As shown in Fig. 3.8(b), att = 0.01 s, a step-up change in P from−5
MW to +5 MW occurs. Subsequently, the power balance of the converter is r -established
by the controller and the SM capacitor voltages are regulated back to their nominal value.
Moreover, the circulating current is maintained at its minium.
To verify the stability of the proposed control strategy, simulation study for the system
when subjected to a disturbance is performed. The simulatedwaveforms of the DC MMC
system are given in Fig. 3.9 whereP = −2.5 MW is transferred. At = 0.1 s, 5% dis-
turbance inVdc1 is initiated. As shown in Fig. 3.9 (a), in 0.01 s after the disturbance, the
DC-link currents are regulated back to the reference value by the current regulator. The
average voltages of the SM capacitors also experience a transient due to the disturbance.
Nevertheless, the power balance controller regulates the average voltage of the SM capaci-























































































Figure 3.8: Simulated converter waveforms in current regulation mode under power step
change: (a) DC links 1 and 2 voltages, (b) DC links 1 and 2 currents, (c) SM capacitor
voltages of the upper and lower arms of phase legs 1 and 2, (d) arm currents of phase legs 1




















































Figure 3.9: Simulated waveforms for 5% disturbance inVdc1 initiated at t=0.1 s, where
P=-2.5 MW is transferred: (a) DC link 1 and 2 currents, (b) SM capacitor voltages of the
upper and lower arms of phase-leg 1, (c) arm currents of phase-leg 1, and (d) arm voltage
reference of phase-leg 1.
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3.2.2 CaseII: VoltageRegulationMode
To validate the proposed control strategy in voltage regulation mode, a resistive load is
connected to the DC-link 1 terminal while a DC voltage sourceis connected to the DC-link
2 terminal. The simulated waveforms of the DC MMC under the voltage regulation mode
control are illustrated in Fig. 3.10. As shown in Fig. 3.10(a), initially, the conversion ratio
of the converter isD = 0.7, corresponding to 5 MW load power. A DC voltage step-down
from D = 0.7 to D = 0.6 occurs att = 0.03 s. Subsequent to the voltage step change,
the SM capacitor voltages become unbalanced. The power balance controller is able to
re-establish power balance and to regulate the SM capacitorvoltages back to their nominal
value quickly as shown in Fig. 3.10(c). The simulation studyverifies that the proposed
control strategy regulates the DC-link voltage while balancing the SM capacitor voltages.
3.2.3 CaseIII: ComparativeEvaluationof theAC CirculatingCurrent
Steady-state performance of the proposed control strategyis compared with the traditional
control strategy in whichφref is maintained at3π2 to maximize the power transfer capability
andV p,refac andV
n,ref
ac are controlled to maintain the SM capacitor voltages balanced. Figs.
3.11 and 3.12 present the simulated steady-state waveformsof the DC MMC system us-
ing the proposed and the traditional control strategies, respectively. Although both control
strategies enable the DC MMC system to transfer -2.5 MW as shown in Figs 3.11(b) and
3.12(b), the proposed control strategy produces much less AC circulating currents as shown
in Figs. 3.11(d) and 3.12(d). The proposed control strategyproduces 0.26 kA RMS current
in the upper arm and 0.24 kA RMS current in the lower arm. In contrast, the traditional
control strategy produces 0.55 kA RMS current in the upper arm nd 0.52 kA RMS cur-
rent in the lower arm. Compared to the traditional control strategy, the proposed strategy
reduces the arm RMS current by around 50% in this case. In addition, compared to the tra-
ditional control strategy, the SM capacitor voltage rippleroduced by the proposed control









































































Figure 3.10: Simulated converter waveforms in voltage regulation mode under voltage step
change: (a) DC links 1 and 2 voltages, (b) DC links 1 current, (c) SM capacitor voltages of
the upper and lower arms of phase legs 1 and 2, (d) arm currentsof phase legs 1 and 2, (e)











































































Figure 3.11: Simulated converter waveforms using the proposed control strategy: (a) DC
links 1 and 2 voltages, (b) DC links 1 and 2 currents, (c) SM capa itor voltages of the
upper and lower arms of phase legs 1 and 2, (d) arm currents of phase legs 1 and 2, (e) arm











































































Figure 3.12: Simulated converter waveforms using traditional control strategy: (a) DC links
1 and 2 voltages, (b) DC links 1 and 2 currents, (c) SM capacitor voltages of the upper and
lower arms of phase legs 1 and 2, (d) arm currents of phase legs1 and 2, (e) arm voltage
reference of phase-leg 1, and (f) arm voltage reference of phase-leg 2.
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The reduction in the AC circulating current stems from the fact that the proposed control
strategy applies the maximum attainable amplitude of the arm AC voltage, as depicted in
Figs. 3.11(e) and (f). In contrast, as shown in Figs. 3.12(e)and (f), since the traditional
control strategy maintainsφref at 3π2 , only a portion of the maximum attainable amplitude
of the arm AC voltage is utilized.
3.3 Chapter Summary
In this chapter, a closed-loop control strategy for the DC MMC is proposed. The pro-
posed control strategy guarantees proper bidirectional operation of the converter in buck
and boost modes of operation. Both the current mode control and voltage mode control
are validated simulation studies. Simulation results confirm the capability of the proposed
control strategy to simultaneously regulate the DC-link current/voltage, maintain the SM
capacitor voltages balanced, and minimize the AC circulating current.
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CHAPTER 4
AN ENHANCED CLOSED-LOOP CONTROL STRATEGY WITH CAPACITOR
VOLTAGE ELEVATION FOR THE FULL-BRIDGE DC MMC CONFIGURATION
An AC voltage component is generated in each arm to drive an ACcirculating current. The
available headrooms of the amplitude of the AC voltage components are dictated by the
voltage conversion ratio. For a half-bridge SM based DC MMC,the minimum attainable
arm voltage is zero. In addition, the SM capacitor voltages ar maintained atVdc2N . Conse-
quently, the maximum attainable arm voltage isVdc2. Therefore, as the voltage conversion
ratio approaches to unity or zero, the headroom of the amplitudes of the arm AC voltages
diminishes. The power transfer capability and the AC current component of each arm of
the DC MMC are closely related to the amplitudes of the AC voltage component in each
arm. Hence, the DC MMC experiences a reduced power transfer capability as the voltage
conversion ratio deviates from 0.5.
This chapter exploits the full-bridge SMs in the DC MMC to extnd the arm AC voltage
amplitudes. An enhanced closed-loop control strategy is proposed for the full-bridge SM
based DC MMC that utilizes the concept of elevated SM capacitor voltages. Two major
advantages are achieved by applying the proposed control strategy: (i) the converter power
transfer capability is extended; and (ii) the AC current comp nent and voltage ripple of the
SM capacitors of each arm are reduced significantly. Simulation results are presented to
validate the performance of the proposed control strategy.
4.1 The Minimum AC Circulating Current and Maximum Converte r Power
Fig. 4.1 conceptualizes the relationship between the AC andDC voltage components of
the upper and lower arms forD > 0.5 andD < 0.5. The instantaneous values of the upper








































Figure 4.1: Representative upper and lower arm voltage waveforms of the DC MMC for
(a): D > 0.5 and (b):D < 0.5 (assuming half-bridge SMs)
based DC MMC:




p,n ≤ Vdc2 has to be satisfied.
• Constraint II: The half-bridge SMs cannot insert negative voltage. Consequently,
vp,n ≥ 0 need to be satisfied.
Two scenarios are illustrated in Fig. 4.1 for the arm voltages:
• For D > 0.5, Vn,re fac is limited by the maximum arm voltage andV
p,re f
ac is limited by
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Figure 4.2: AC Equivalent circuit of one phase-leg of the DC MMC.
• For D > 0.5, V p,re fac is limited by the maximum arm voltage andV
n,re f
ac is limited by
the minimum arm voltage.
As D approaches to unity or zero, the available headrooms forV p,re fac andV
n,re f
ac significantly
decrease due to the aforementioned constraints for the half-bridge SM based DC MMC.
The limitations onvp andvn pose two challenges on the operation of the DC MMC forD
near unity or zero:
• The minimum value of the AC circulating current is restricted.
• The maximum converter powerP decreases asD approaches unity or zero.
In the DC MMC, the phase inductive filterL0 is designed sufficiently large such that
io,ac is negligible. Based on the single phase equivalent circuitshown in Fig. 2.4, an AC
equivalent circuit shown in Fig. 4.2 is derived by neglecting o,ac. The assumption of
negligibleio,ac is validated in simulation and experimental results. Sinceo,ac is sufficiently
small, in the AC equivalent circuit shown in Fig. 4.2, the AC current components of the
upper and lower arms are equal. In this chapter, the AC current component of each phase-
leg is termed as AC circulating current.
Based on Fig. 4.2, the AC circulating current is representedby:
ĩp,nac = −
V pac∠φ + Vnac∠0°
2 jωL
. (4.1)
By expanding (4.1), the AC circulating current is expressedby:
ĩp,nac =











(V pac)2 + (Vnac)2 + 2V
p
acVnaccos(φ). (4.3)





(V pac− Vnac)2 + 2V
p
acVnac(1+ cos(φ)). (4.4)
AssumingP > 0, the active AC power delivered to the lower arm to maintain the SM







As discussed in Chapter 3,Ppac andP
p
ac need to be actively controlled to track the arm DC
power determined by (2.11). Therefore, in steady state,Ppac andP
p
ac are fixed for a given set
of P, D andVdc2. As shown in (4.4), the magnitude of the AC circulating current contains
a quadratic term and a cross-product term. OncePpac and Pnac are determined, the cross-
product term is fixed for a givenφ. Therefore, minimizingIp,nac necessities the elimination
of the quadratic term. Consequently, the first necessary conditi for minimizing the AC
circulating current is derived as:
V pac = V
n
ac. (4.6)
Based on the analysis presented in Chapter 3, the second necessary condition of mini-

















[ π2, π); P > 0
(π, 3π2 ]; P < 0
(4.7)
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As φ approaches toπ, Ip,nac approaches to zero. However, a greaterV
p,n
ac is required to
maintainPp,nac at a constant. Consequently, the minimum AC circulating current is attained
when the maximumV p,nac is applied. For the half-bridge SM based DC MMC, the maximum
V p,nac is determined by (3.1) and (3.2). To further reduce the AC circulating current,V
p,n
ac
should be increased beyond its constraints.
In addition to the AC circulating current, the maximum converter power is also cou-
pled withV pac andVnac. AssumingLo is sufficiently large, the maximum converter power is







wherePmax represents the maximum converter power.
Fig. 4.3 illustrates the impact of D on the maximum converterpower for a half-bridge
SM based DC MMC. As shown in the figure, the power transfer capability of the DC MMC
with half-bridge SM is peaked atD = 0.5. As D deviates from 0.5, the power transfer
capability is decreased dramatically due to the diminishedV pac andVnac. It should be noted
that the maximum converter power reduces faster as D approaching zero compared to D
approaches unity. AtD = 0.1, Pmax is decreased to less than 10% of the rated converter
power. In DC grid applications, it is desired to maintain thepower transfer capability of
the converter constant over the entire operating range of the converter. As shown in (4.10),
to increasePmax for a givenD, V
p














































Figure 4.3: Maximum converter power versus voltage conversion ratio for the half-bridge
SM based DC MMC.
4.2 The Proposed Control Strategy
Due to Constraint II of the arm voltage, the minimum arm voltage is limited to zero. To
further increaseV pac andVnac, a negative voltage needs to be inserted. Consequently, full-
bridge SMs are employed to extend the range ofV pac andVnac beyond their limits at zero.













FB represent the number of full-bridge SMs in the upper and lower arms,
andV pC andV
n
C represent the average SM capacitor voltages of the upper andlower arms,
respectively. The number of full-bridge SMs to be used in each arm is a design/optimization
problem. A higher ratio of full-bridge SM used in each arm produces a smallervpac,min
and/or vnac,min. However, higher power losses and cost are incurred since the full-bridge
SM contains four active switches. In general, if the converter is designed to operate above
D = 0.5, the full-bridge SMs are needed for the upper arm to extend the range ofV pac, which
is limited by the minimum arm voltage. Similarly, if the converter is designed to operate
belowD = 0.5, full-bridge SMs are need for the lower arm to extend the range ofVnac. In
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this chapter, it is assumed thatN pFB = N
n
FB = N is used in each arm.
The use of full-bridge SMs extendsvpmin andv
n
min due to Constraint II of the arm voltage.
However, extending only the minimum arm voltages results inan unequalV pac and Vnac,
which leads to a significant increased AC circulating current as shown in (4.4). To satisfy
(4.6), the maximum arm voltages also need to be increased. The maximum voltage of each







As shown in (4.12), since the number of SM is fixed,V pC andV
n
C need to be elevated to
increaseV pac,maxandVnac,max. In the DC MMC, an infinite number of stable operating points
exists. It is not necessary to maintainV p,nC at VC,nomimal. Therefore, the average value of SM
capacitor voltages of the upper and lower arms can be regulated at arbitrary values if the
power balance constrain of (2.18) is satisfied.
Consequently, the maximum arm voltage can be extended by elevating the average SM
















It should be noted thatV pC and V
n
C not necessarily need to be equal. The elevation
coefficients of the upper and lower arms can be chosen at different values for converter
optimization. In this chapter, for the sake of simplicity,ζ p = ζn = ζ is assumed.






















SM Capacitor Voltage Elevation
Figure 4.4: Representative waveforms of the arm voltages (solid line: the half-bridge SM
based practice; dashed line: the proposed solution).
ages. Fig. 4.4 illustrates the representative waveforms ofthe arm voltages using the pro-
posed solution and the standard half-bridge SM based practice. By employing full-bridge
SMs in conjunction with the elevation of SM capacitor voltage of the upper and lower arms,
the AC voltage amplitudes of both arms can be extended equally such that (4.6) is satisfied.
The maximum amplitudes of the AC voltage component of the upper and lower arms with

















min[(ζnNVC,nomial − vndc), (v
p
dc + ζ
pN pFBVC,nomial)]; D ≥ 0.5





nNnFBVC,nomial)]; D ≤ 0.5
(4.15)
Fig. 4.5 illustrates the impact of the elevation coefficient on the the maximum converter
power of the DC MMC at variousD for the full-bridge SM based DC MMC. As shown in
Fig. 4.5, the converter power is increased significantly with the elevation of SM capacitor
voltage. The effects of the SM capacitor voltage elevation is more significant for D > 0.5.
A 10% increment ofV p,nC translates to approximately 300% ofPmax increasing atD = 0.9.
The maximum converter power is elevated above 1 p.u. forD ∈ [0.2, 0.9] with a 20%
elevation of the average SM capacitor voltages.
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Figure 4.5: Normalized maximum converter power versus voltage conversion ratio for the
full-bridge based DC MMC with SM capacitor voltage elevation.
D = 0.2 for the full-bridge SM based DC MMC. In Fig. 4.6, it is assumed thatV p,nac =V
p,n
ac,max
determined by (4.14) is applied to minimize the AC circulating current. Forζ = 1, V p,nac
is limited to 0.2 p.u. atD = 0.2. Consequently, the minimum AC circulating current
is restricted to 2.1 p.u. when the maximumV p,nac is applied. To further reduce the AC
circulating current,ζ is increased to extend the range ofV p,nac . As shown in the figure, a
20% elevation ofV p,nC results in approximately 50% reduction of the AC circulating current.
The significant reduction of the AC circulating current directly translates to reduced power
losses of the converter.
4.3 The Realization of the Proposed Control Strategy
The modulation signals for the upper and lower arms of each phase-leg are expressed by:
vp,ref = vp,refdc + V
p,ref
ac cos(ωt + φ
ref), (4.16)
vn,ref = vn,refdc + V
n,ref
ac cos(ωt). (4.17)
Fig. 4.7 shows the overall block diagram of the proposed control s rategy in current
regulation mode that consists of a phase current regulator combined with an arm power
balance controller.V p,refac,maxandV
n,ref






























Figure 4.6: Normalized amplitude of the AC circulating current versus normalized arm
voltages atD = 0.2 for the full-bridge based DC MMC with SM capacitor voltage el va-
tion.






To regulate the phase/DC-link current at its reference value, the DC link current regu-
lator employs a Proportional-Integral (PI) compensator that acts on the difference between
the reference and measuredio generatingv
n,ref
dc to facilitate bidirectional DC power trans-
fer. As shown in Fig. 4.7, the arm power balance controller maintains the power balance
between the upper and lower arms such that the deviation of the average SM capacitor volt-
ages is zero. The elevation coefficient is applied to the modulator to regulate the average
SM capacitor voltages of the upper and lower arms. It should be noted that maintaining the
energy balance of the SM capacitor voltages does not necessarily requires a zero difference
of the average SM capacitor voltage between the upper and lower arms. The energy balance
of the SM capacitors is maintained as long as the difference of the average SM capacitor
voltages of the upper and lower arm remains constant andP is regulated. Forζ p , ζn, a
non-zero value of the difference of the SM capacitor voltages between the upper and lower






















































































To demonstrate the performance and effectiveness of the proposed control strategy using
elevated SM capacitor voltages, a switched model of a two-phase-leg DC MMC of Fig.
2.2 using full-bridge SMs is constructed in Matlab Simulink. It should be noted that in the
simulation studies presented in this section, full-bridgeSMs are installed in both the upper
and lower arm to simulate cases for bothD > 0.5 andD < 0.5. In practice, selection of the
number of full-bridge SMs should be based on the intended operating conditions and the
design optimizations. The low-voltage and high-voltage sid of the DC MMC are modeled
by two voltage sources to mimic interconnection of two DC grids at different voltage levels
and a current regulation strategy is employed.
The converter parameters of the study system are listed in Table 4.1. Four cases are
presented to:
• Demonstrate the performance of the proposed control strategy in terms of regulating
converter power and maintaining the SM capacitor energy balance.
• Demonstrate the capability of the proposed control strategy in reducing the AC circu-
lating current and SM capacitor voltage ripple by providingcomparative evaluations.
• Demonstrate the capability of the proposed control strategy in extending power trans-
fer capability of the DC MMC.
Table 4.1: Converter Parameters
Converter Parameters Value
Number of phase legs,M 2
Number of SMs per arm,N 4
SM capacitor,CSM 4.2 mF
Arm inductor,L 0.6 mH
Phase filtering inductor,Lo 260 mH
Operating frequency,ω 360 Hz
DC-link 2 voltage,Vdc2 8 kV
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4.4.1 CaseI: Steady-stateOperationat D = 0.2
The first case presents steady-state operation of the full-bridge SM based DC MMC using
the proposed elevated SM capacitor voltage control strategy at D = 0.2. The simulated
waveforms are compared with that of the DC MMC using half-bridge SMs and the control
strategy proposed in Chapter 3. The operating condition of the DC MMC is shown in Table
4.2.
Table 4.2: Operating Condition for the Half-bridge SM BasedDC MMC at D=0.2
Operating Condition Value
Power throughput,P 1.1 MW
Voltage conversion ratio,D 0.2
Fig. 4.8 presents the simulated converter waveforms of the DC MMC in steady state
at D = 0.2. As shown in Fig. 4.8(a),Vdc1 is maintained at 1.6 kV andP = 1.1 MW of
power is transfered. The average SM capacitor voltages of the upper and lower arms are
regulated at 2 kV as shown in Fig. 4.8(b). Since half-bridge SMs are utilized, the minimum
arm voltages are restricted to zero and the maximum arm voltages re restricted toVdc2. As
shown in Figs. 4.8(e) and (f), the maximum attainableV pac andVnac are applied to minimize
the AC circulating current.
The simulated converter waveforms of the DC MMC using full-bridge SMs in conjunc-
tion with the elevated SM capacitor voltage control strategy are illustrated in Fig. 4.9. The
operating condition of the DC MMC is given in Table 4.3.
Table 4.3: Operating Condition for the Full-bridge SM BasedDC MMC at D=0.2
Operating Condition Value
Power throughput,P 1.1 MW
Voltage conversion ratio,D 0.2
Elevation coefficient,ζ 1.2
In the simulation,Vdc1 is maintained at 1.6 kV andP = 1.1 MW of power is transfered.
ζ = 1.2 is adopted andV p,n,refac = V
p,n














































































Figure 4.8: Simulated converter waveforms using the half-bridge SMs atD = 0.2: (a) DC
links 1 and 2 voltages, (b) DC links 1 and 2 currents, (c) SM capa itor voltages of the
upper and lower arms of phase legs 1 and 2, (d) arm currents of phase legs 1 and 2, (e) arm
voltage reference of phase-leg 1, and (f) arm voltage referenc of phase-leg 2.
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The average SM capacitor voltages of the upper and lower armse regulated at 2.4 kV
as shown in Fig. 4.9(c). Due to the elevation of the SM capacitor voltages,vp,ref is raised
aboveVdc2 andvn,ref is below zero as shown in Figs. 4.9(e) and (f). The AC circulating
current shown in Fig. 4.9(e) is significantly less than that shown in Fig. 4.8(e). The
comparison of the AC circulating current and SM capacitor voltage ripple between the
half-bridge and full-bridge based DC MMC are summarized in Table 4.4. The full-bridge
based DC MMCs with a 20% elevation ofV p,nC produces 55% less AC circulating current
compared to the half-bridge SM based DC MMC. In addition, theSM capacitor voltage
ripple of the upper and lower arms are also reduced in the full-bridge based DC MMC
using the proposed control strategy. As shown in Table 4.4, 65% and 26% reduction of the
SM capacitor voltage ripple are achieved in the upper and lower arms, respectively.
Table 4.4: Comparative Evaluation of the DC MMC atD = 0.2
Half-bridge DC MMC Full-bridge DC MMC
Upper arm SM capacitor voltage 145 V 50 V
Lower arm SM capacitor voltage 23 V 17 V
Amplitude of AC circulating current 1.3 kA 0.58 kA
4.4.2 CaseII: Steady-stateOperationat D = 0.8
Case II presents the comparative evaluation between the half-bridge and the full-bridge
SM based DC MMCs using the proposed control strategy. The operating condition of the
half-bridge and full-bridge based converters are listed inTable 4.5 and 4.6. In the simu-
lation presented in this case,Vdc2 is maintained at 6.4 kV andP = 3.5 MW is transfered.
The simulated steady-state waveforms of the half-bridge and the full-bridge SM based DC
MMCs are presented in Fig. 4.10 and Fig. 4.11, respectively.In the full-bridge SM based
DC MMC, ζ = 1.2 is used. As shown in Figs. 4.11(e) and (f),vn,ref is greater thanVdc2
whereasvn,ref is less than zero forD = 0.8.
Table 4.7 illustrates the performance comparison between th half-bridge and the full-















































































Figure 4.9: Simulated converter waveforms using the proposed control strategy with the
full-bridge SMs atD = 0.2: (a) DC links 1 and 2 voltages, (b) DC links 1 and 2 currents,
(c) SM capacitor voltages of the upper and lower arms of phaselegs 1 and 2, (d) arm
currents of phase legs 1 and 2, (e) arm voltage reference of phase-leg 1, and (f) arm voltage













































































Figure 4.10: Simulated converter waveforms using the half-bridge SMs atD = 0.8: (a)
DC links 1 and 2 voltages, (b) DC links 1 and 2 currents, (c) SM capacitor voltages of the
upper and lower arms of phase legs 1 and 2, (d) arm currents of phase legs 1 and 2, (e) arm















































































Figure 4.11: Simulated converter waveforms using the proposed control strategy with the
full-bridge SMs atD = 0.8: (a) DC links 1 and 2 voltages, (b) DC links 1 and 2 currents,
(c) SM capacitor voltages of the upper and lower arms of phaselegs 1 and 2, (d) arm
currents of phase legs 1 and 2, (e) arm voltage reference of phase-leg 1, and (f) arm voltage
reference of phase-leg 2.
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Table 4.5: Operating Condition for the Half-bridge SM BasedDC MMC at D=0.8
Operating Condition Value
Power throughput,P 3.5 MW
Voltage conversion ratio,D 0.2
Table 4.6: Operating Condition for the Full-bridge SM BasedDC MMC at D=0.8
Operating Condition Value
Power throughput,P 3.5 MW
Voltage conversion ratio,D 0.2
Elevation coefficient,ζ 1.2
capacitor voltages translates to 56% reduction in the AC circulating current, 53% reduction
in the upper arm capacitor voltage ripple, and 61% reductionin the lower arm capacitor
voltage ripple.
Table 4.7: Comparative Evaluation of the DC MMC atD = 0.8
Half-bridge DC MMC Full-bridge DC MMC
Upper arm SM capacitor voltage 30 V 14 V
Lower arm SM capacitor voltage 130 V 50 V
Amplitude of AC circulating current 1.25 kA 0.54 kA
4.4.3 CaseIII: DynamicResponseat D = 0.8
Case III is designed to validate the proposed control strategy dynamically by applying a
power step change. In the simulation,ζ = 1.2 is applied. Initially, the two-phase-leg DC
MMC system is in steady state andIrefdc1 is set to+0.55 kA such thatP = +3.5 MW is
transferred. As shown in Fig. 4.12(b), att = 0.05 s,Idc1 is stepped down from+0.55 kA
to -0.55 kA. This change corresponds to a power flow reversal fom+3.5 MW to -3.5 MW
from DC-link 1 to DC-link 2.
Fig. 4.12(c) illustrates the SM capacitor voltages of both phase legs. The average
voltages of the SM capacitor are maintained atV p,nC = 2.4 kV due to a 20% of elevation. As
the DC power command changes, the active AC power of the upperand lower arms required
to maintain the SM capacitor voltage balancing also changes. Consequently, subsequent to
88
the power flow reversal command, the average voltages of the SMs in the upper and lower
arms diverge from each other. This deviation caused by the sudden change of the DC
power flow is quickly mitigated by the arm power balance contrlle within less than 40 ms
as shown in Fig. 4.12(c).
Fig. 4.12(e) illustrates the reference voltages of the upper and lower arms of phase legs
1. As demonstrated in the figure,V pac andV
p
ac are maintained at their maximum attainable
values forζ = 1.2, determined by (4.14).
Fig. 4.12(f) illustratesφ prior and subsequent to the power step change.φ is controlled
to minimize capacitor voltage deviation of the SM capacitors f the upper and lower arms.
To satisfy (4.7),φ is maintained in the region of [π2, π) betweent = 0 s andt = 0.05 s for
P > 0. Subsequent to the power step change att = 0.05 s,φ is moved to the region of
(π, 3π2 ] for P < 0.
4.4.4 CaseIV: MaximumConverterPowerIncreaseatD = 0.2
Case IV demonstrates capability of the full-bridge based DCMMC to extendPmax by ap-
plying the proposed SM capacitor voltage elevation strategy. Initially, the DC MMC system
is in steady state andIrefdc1 is set to+0.62 kA such thatP = +1 MW is transferred. Between
t = 0 s tot = 0.08 s,ζ is set to 1. Consequently, the SM capacitor voltages are maintained
at VC,nominal as shown in Fig. 4.13(c) andV
p,n,ref
ac = 1.6 kV is maintained forD = 0.2 shown
in Fig. 4.13(e). As shown in Fig. 4.13(b), att = 0.03 s,Idc1 is stepped up from+0.62 kA
to 0.94 kA. This change corresponds to a power step up from+1 MW to +1.5 MW from
DC-link 1 to DC-link 2. Subsequent to the power step change, th the following events
occur:
• The step change ofP from 1 MW to 1.5 MW necessities an increase ofPp,nac .
• A divergence occurs between the SM capacitor voltages of theupp r and lower arms


















































































Figure 4.12: Simulated converter waveforms using the proposed control strategy with the
full-bridge SMs atD = 0.8: (a) DC links 1 and 2 voltages, (b) DC links 1 and 2 currents, (c)
SM capacitor voltages of the upper and lower arms of phase legs 1 and 2, (d) arm currents
of phase legs 1 and 2, (e) arm voltage reference of phase-leg 1, and (f) phase shift angle
between the upper and lower arms.
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• The controller reducesφ to increasePp,nac . φ reaches
π
2 at t = 0.035, which indicates
that P = Pmax is attained. Nevertheless, the controller fails to re-establish energy
balance for the SM capacitors asPref > Pmax.
It is obvious that the DC MMC is not able to deliver the commanded power. To increase
Pmax of the converter,ζ is set to 1.2 at = 0.08 s. Subsequent to the step change ofζ, the
following events occur:
• The maximum value ofvp,ref is raised above 8 kV whereas the minimum value of
vp,ref is decreased below zero.
• φ is increased to accommodate the higherPmax due to the elevatedV
p,n
C .
• Energy balance is re-established for the SM capacitors as the converter is able to de-
liver the commanded power with the elevated SM capacitor voltages. Consequently,
the new operating points of the elevated SM capacitor voltage is maintained at 2.4
kV in steady state.
Furthermore, the AC circulating current is reduced with theSM capacitor voltage ele-
vation though a greater amount of power is transfered. The simulation study demonstrates
that the proposed control strategy is able to increasePmax of the DC MMC while maintain-
ing the SM capacitor voltage balanced.
4.5 Chapter Summary
This chapter proposes a enhanced closed-loop control strategy for the full-bridge SM based
DC MMC. The proposed control strategy offers two major advantages over the conven-
tional control strategies: (i) the converter power transfer capability is extended; and (ii) the
AC current component of each arm is reduced significantly. Comparative evaluations are
provided to illustrate the salient features of the proposedcontrol strategy. Case studies are




































































Figure 4.13: Simulated converter waveforms using the proposed control strategy with the
full-bridge SMs atD = 0.2: (a) DC links 1 and 2 voltages, (b) DC links 1 and 2 currents, (c)
SM capacitor voltages of the upper and lower arms of phase legs 1 and 2, (d) arm currents
of phase legs 1 and 2, (e) arm voltage reference of phase-leg 1, and (f) phase shift angle
between the upper and lower arms.
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CHAPTER 5
CONSTRAINTS-ORIENTED DESIGN OF THE DC MMC
This chapter presents a constraints-oriented design approch f r the DC MMC to achieve
high efficiency while satisfying a set of design constraints. In the DC MMC, the operating
frequency can be chosen arbitrarily. Although a higher operating frequency reduces the
size of passive components, it increases the power losses ofthe converter. Furthermore,
the DC MMC topology inherently requires a large phase filtering inductor to remove the
AC component presented in the phase current. However, an over-sized inductor will add to
the system cost and size/volume. In this chapter, a systematic approach is developed, such
that based on certain given design constraints, the size of passive components as well as
the operating frequency of the converter can be determined.I this way, it is ensured that
the converter meets the design specifications. Accuracy of the design approach is validated
based on simulation studies in the PSCAD/EMTDC software environment.
5.1 Converter Design and Component Sizing
The objective of the component sizing is to meet the specifications of the converter while
satisfying a set of given design constraints. The first step of designing a DC MMC is to
define its specifications based on the application. The following electrical specifications
are identified as the key parameters of the power stage of the converter:
• The nominal converter power throughput,Pnominal.
• The minimum converter efficiency,ηmin.
• The nominal DC-link 2 voltage,Vdc2,nominal.
• The rated voltage conversion ratio,Dnominal.
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• The number of phase legs, M.
• The number of SMs per arm, N.
Once the electrical specifications are given, design constrai ts need to be determined to
ensure proper operation of the DC MMC. The following constrain s are identified:
• The energy flow in the SM capacitors results in voltage ripple. The voltage ripple
is inversely proportional to the SM capacitance. Large SM capa itor voltage ripple
may compromise the stability of the converter. Consequently, the SM capacitance
must be sized properly such that the voltage ripple is less than a pre-specified value,
which is usually between 5% to 10% of the nominal average SM capa itor voltage.
• The DC MMC utilizes inductive filters to prevent the AC circulating current from
leaking to the DC link. An undersized inductive filter may result in large DC-link
current ripple, which subsequently causes the AC circulating current to increase and
the converter power transfer capability to decrease. Therefore, the inductive filter
must be sized sufficiently large such that the phase current ripple is less thana r ted
value, which is usually set to 5% of the rated phase DC current.
• To meet the converter efficiency requirement, the total converter losses that includes
semiconductor losses and passive components losses must bele s than a rated value
determined based on the converter specifications.
Based on the identified design specifications and constraints, the following inequalities are
derived:
Pmax ≥ Pnominal (5.1a)
max(∆vpC ,∆v
n




wherePmax represents the maximum converter power,∆vC,max represents the maximum SM
capacitor voltage ripple,Io,ac,maxrepresents the maximum amplitude of the phase current
AC component, andPloss,maxrepresents the maximum converter power losses.
In the following sections, a systematic design procedure isd veloped for the DC MMC
such that (5.1a)-(5.1d) are satisfied at the rated operatingco dition. Sizing of the arm
and phase filtering inductors as well as the SM capacitor are discussed in this chapter. In
addition to the component sizing, selection of the operating frequency of the converter is
also explained. The design approach proposed in this chapter is equally applicable to the
DC MMC with either the half-bridge or the full-bridge SMs based DC MMC in which the
capacitor voltage elevation is disabled (ζ = 1).
5.1.1 Arm InductiveReactance
A simplified model of the DC MMC is employed to sizeXL. The simplified model is






















In the conventional DC-AC MMC used for HVDC applications, the arm reactance
serves two main functions:
• Attenuating the magnitude of circulating currents.
• Limiting the DC-side short-circuit fault current.
In contrast, in the DC MMC, the AC circulating current is required to exchange active
power between the upper and lower arms of each phase-leg, whereby power balance can
be maintained within each phase-leg. As a result, the magnitude of the circulating current
at the fundamental frequency is controlled to maintain the SM capacitor power balance
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and it does not need to be suppressed by passive components. In the DC MMC, the arm
inductor acts as a line impedance such that the voltage across the inductor generates an AC
component for the arm current. It should be noted that since the AC circulating current
in the DC MMC may contain high-frequency harmonics, the arm inductor is utilized to
attenuate the high-frequency harmonics of the AC circulating current.
The maximum converter power is tightly coupled withXL. Consequently, it is essential
to sizeXL such that (5.1a) is satisfied. To determinedPmax for a given conversion ratio,φ =
π/2 and the maximum attainable amplitude of arm AC voltages from (4.15) are substituted
into (5.3). Fig. 5.1 presents the impact ofXL on Pmax for various voltage conversion ratios
andXL. As shown in Fig. 5.1,Pmax reduces asXL increases. In addition, as the conversion
ratio deviates from 0.5, Pmax deceases at fixedXL. Consequently, the maximumXL can be
































2; D ≤ 0.5
(5.4)
It should be noted that (5.4) is valid for both half-bridge and full-bridge SM based DC
MMCs with or without SM capacitor voltage elevation. For thehalf-bridge SM based DC
MMC, ζ is set to one andN p,nFB is set to zero. For full-bridge SM based DC MMC without
SM capacitor voltage elevation,ζ is set to one.
Furthermore, it is desired to sizeXL such that the AC circulating current is minimized.
Once the DC-link 1 and 2 voltages along with the rated power argiven, the amplitude of
the arm current AC component,Ip,nac , can be solved for variousφ based on (5.2) and (5.3),
Ip,nac versusφ for variousXL is plotted in Fig. 5.2 in whichD = 0.5 is assumed. For a con-
stantXL, asφ increases,I
p,n
ac moves along a distinct curve. Asφ approachesπ, I
p,n
ac reaches
a minimum. As shown in Fig. 5.2, size ofXL does not affect the minimum achievableI
p,n
ac .
Nevertheless, based on Fig. 5.2, asXL decreases, the rate of change ofI
p,n
ac with respect toφ

























Figure 5.1: The maximum attainable converter output power versus arm inductive reac-
tance.




























Figure 5.2: Arm AC current amplitude versus the arm voltage phase shifting angle.
should be selected to ensure that the controller is able to converge to the minimum attain-
ableIp,nac . In addition, a largeXL is also helpful in filtering the high-frequency harmonics of
the AC circulating current and limiting DC-link fault current. Consequently, the maximum
XL determined by (5.5) should be selected, i.e.,
XL = XL,max (5.5)
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5.1.2 PhaseFiltering InductiveReactance
For proper operation and minimized power losses of the DC MMC, the amplitude of the AC
component of the output phase current,Io,ac, should be negligible. This necessitates a large
XLo, which for high power/voltage applications, adds to the system cost and volume/size.
Therefore, it is essential to determine the minimumXLo that satisfies (5.1c).Io,ac can be
determined by solving (2.15) for variousXLo. Fig. 5.3 presentsIo,ac versusXLo at various
voltage conversion ratios. In Fig. 5.3, it is assumed that the maximum attainable amplitude
of the arm AC voltage and its corresponding angleφ are applied such that the amplitude
of the arm AC current is minimized and the power balance is maintained for each arm.
AssumingXLo ≫ XL, XLo that satisfy (5.1c) can be determined by:
XLo =
√









ac,max determined by (4.15) is assumed for circulating current mini-





As shown in Fig. 5.3, asXLo increases,Io,ac decreases. However, the rate of change ofIo,ac
is reduced asXLo increases, which implies the marginal cost of reducingIo,ac is increased.
In addition, as the voltage conversion ratio deviates from 0.5, Io,ac decreases for the same
XLo. The minimumXLo that ensures theIo,ac meets the design constraint is selected as the
best value forXL.
5.1.3 SM CapacitiveReactance
As shown in (2.25) and (2.26), the ripple components of the SMcapacitor voltages of the
upper and lower arms include one fundamental component termas well as a second-order
harmonic term. The amplitude of the fundamental term depends upon the ratio of the input























Figure 5.3: Phase AC current amplitude versus phase filtering inductive reactance.
and lower arms is a function of the voltage conversion ratio.As the voltage conversion ratio
deviates from 0.5, the magnitudes of the SM capacitor voltage ripple of the upper and lower
arms become different. Therefore, it is important to sizeXC to ensure the magnitudes of
the SM capacitor voltage ripple in both arms stay below the design constraint.
XC is determined by solving (2.25) and (2.26) using numerical method. The normalized
magnitude of the SM capacitor voltage ripple versus the SM capa itive reactance is shown
in Fig. 5.4, whenD = 0.7. As shown in Fig. 5.4, the normalized magnitude of the voltage
ripple of the SMs in the lower arm is greater than the upper arm. As XC decreases, the
normalized magnitude of the voltage ripple of the SMs in botharms decrease. Based on
Fig. 5.4, the best value ofXC is selected as its maximum value so that the magnitudes of
SM capacitor voltage ripple in both arms satisfy (5.1b).
5.1.4 OperatingFrequency
Unlike the DC-AC MMC used in HVDC applications in which the operating frequency is
imposed by the converter AC-side frequency, the operating frequency of the DC MMC is a
free design parameter. The operating frequency is determind based on a trade-off between
































Figure 5.4: The normalized magnitude of the SM capacitor voltage ripple versus the SM
capacitive reactance at D=0.7.
frequency, the power losses of the converter are evaluated at various operating frequencies.
Since a higher operating frequency leads to smaller passivecomponent size/cost, the max-
imum AC operating frequency that satisfies the power loss contrai t is identified as the
best operating frequency. Since the semiconductor devicesare the major contributors to
the converter total power losses [98], in this chapter, the power losses due to the passive
components are ignored. To calculate the power losses of theactive switches, a power
loss estimation method based on semiconductor behavior model is adopted from [99]. By
applying this method, the total conduction and switching losses of the DC MMC at the
given operating conditions are evaluated for various operating frequencies using numer-
ical method. The converter semiconductor power losses versus the converter operating
frequency are shown in Fig. 5.5. As shown, as the operating frequency increases, the
switching losses increase whereas the conduction losses are independent of the operating
frequency. Once the operating frequency is chosen, the arm and phase filtering inductances
as well as the SM capacitance can be determined based on the operating frequency and
their corresponding reactances that are determined in the previous steps.
The overall design procedure of the DC MMC is illustrated in the flowchart of Fig. 5.6.
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Figure 5.5: Converter semiconductor power losses versus the operating frequency.
Given the nominal operating conditions and the design constrai ts, first,XL is selected
based on the converter nominal power and the controller convergence test.XL should be
sized to guarantee that the controller converges to the achivable minimum arm AC current.
As shown in Fig. 5.6, several iterations might be required tofind the best set of components
that satisfy the design constraints. OnceXL is selected, the amplitude of the AC component
of the phase current is calculated for variousXLo. XLo that satisfies (5.1c) is determined by
applying (5.6) in this step. The magnitude of the SM capacitor voltage ripple will then be
calculated for differentXC. The maximumXC that satisfies the constraint on the SM voltage
ripple magnitude is identified as the best value ofXC. In the next step, semiconductor
power losses are estimated at various operating frequencies and the maximum frequency
that satisfies the power loss constraint can be identified as the best value. After this step,
the controller performance will be evaluated by simulationstudies. If the controller fails
to converge to the minimum achievable amplitude of AC circulating current,XL will be


































Figure 5.6: Flowchart of the component sizing procedure of the DC MMC.
5.2 Simulation Results
Two case studies are presented in this section on a 3 phase-leg DC MMC of Fig. 2.1,
using parameters and corresponding constraints listed in Tables 5.1 and 5.2. The studies
are conducted to demonstrate the accuracy of the converter design process. The size of
the passive components is determined based on the design procedu e in Fig. 5.6. Two
modes of operations are simulated to mimic the bidirectional power flow: the buck mode
of operation, which is defined as DC power flowing from DC-link2 to DC-link 1 and the
boost mode of operation, which is defined as DC power flowing from DC-link 1 to DC-link
2. The designed converters are simulated in the PSCAD/EMTDC software environment.
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The control strategy proposed in [49] is used in the simulation. The control strategy consists
of an open-loop output voltage controller combined with a closed-loop circulating current
controller. The sinusoidal pulse width modulation strategy is used to generate the gating
signals.
Table 5.1: Nominal Conditions and Design Constraints for D=0.5
Nominal Conditions Value
Output power,P 7 MW
DC-link 1 voltage,Vdc1 4.4 kV
DC-link 2 voltage,Vdc2 8.8 kV
Design Constraints Value
Phase current ripple,Io,ac,p-p/io,dc 5%
SM voltage ripple,|∆vSM|/vC,nominal 4%
Converter power losses 1%
Converter Parameters Value
Number of phase-legs,M 3
Number of SMs per arm,N 4
SM capacitor,C 2 mF
Arm inductor,L 0.89 mH
Phase filtering inductor,Lo 132 mH
Operating frequency,f 360 Hz
Performance Parameters Analytical Results
Phase current ripple,Io,ac,p-p 19.6 A
SM capacitor voltage ripple|∆vSM| 81.6 V
Converter power losses 0.5%
5.2.1 CaseI: Steady-stateOperationat D = 0.5
The steady-state converter waveforms for buck and boost modes f operation of the DC
MMC are provided in Figs. 5.7 and 5.8, respectively, whereD = 0.5. In both figures,
the SM capacitor voltages and arm currents of only the phase-a ar shown. The nominal
conditions, design constraints, converter parameters, and analytical results are shown in
Table 5.1. By following the described design procedure, anXL of 2Ω is selected to ensure
the power transfer capability is greater than the nominal power. AnXLo of 450Ω is chosen,
which results in 19.6 A phase current ripple.XC is selected as 0.2Ω, which results in 3.8%
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Table 5.2: Nominal Conditions and Design Constraints for D=0.7
Nominal Conditions Value
Output power,P 7 MW
DC-link1 voltage,Vdc1 6.16 kV
DC-link2 voltage,Vdc2 8.8 kV
Design Constraints Value
Phase current ripple,Io,ac,p-p/io,dc 5%
SM voltage ripple,|∆vSM|/vC,nominal 4%
Converter power losses 1%
Converter Parameters Value
Number of phase-legs,M 3
Number of SMs per arm,N 4
SM capacitor,C 4.1 mF
Arm inductor,L 0.89 mH
Phase filtering inductor,Lo 97.3 mH
Operating frequency,f 360 Hz
Performance Parameters Analytical Results
Phase current ripple,Io,ac,p-p 19 A
SM capacitor voltage ripple|∆vSM| 86 V
Converter power losses 0.5%
(81.6 V) SM capacitor voltage ripple. An AC operating frequency of 360 Hz is chosen,
leading to 0.5% semiconductor power losses.
SinceD = 0.5, the DC components ofip andin have the same magnitude as shown in
Figs. 5.7(c) and 5.8(c). The magnitudes of the SM capacitor voltage ripple in the upper and
lower arms are the same, i.e., 74 V for buck mode of operation and 78 V for boost mode of
operation. The peak to peak magnitude of the phase current ripple is equal to 18 A for both
modes of operation. As confirmed by the waveforms of Figs. 5.7and 5.8, the magnitudes
of the SM capacitor voltages ripple and AC component of the phase current are below the
design constraints for both modes of operation.
5.2.2 CaseII: Steady-stateOperationat D = 0.7
The corresponding simulation results atD = 0.7 for buck and boost modes of operation are


































































































Figure 5.7: Steady-state converter waveforms for buck modeof operation whenD = 0.5:
(a) input and output dc voltages, (b) input and output currents, (c) upper and lower arm
currents of phase-leg 1, (d) phase currents, (e) SM capacitor voltages of the upper and



































































































Figure 5.8: Steady-state converter waveforms for boost mode of operation whenD = 0.5:
(a) input and output dc voltages, (b) input and output currents, (c) upper and lower arm
currents of phase-leg 1, (d) phase currents, (e) SM capacitor voltages of the upper and
lower arm of phase-leg 1 and (f) upper and lower arm voltages of phase-leg 1.
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transfers 7 MW power. The nominal conditions, design constraints, converter parameters,
and analytical results are shown in Table 5.2. AnXLo of 120Ω is chosen, which results
in a phase AC current with a ripple of 19 A.XC is selected as 0.11Ω, which leads to
3.9% (86V) SM capacitor voltage ripple. An AC operating frequency of 360 Hz is used,
resulting in 0.5% semiconductor power losses. Since the current sharing between the upper
and lower arm pairs changes with the conversion ratio, whenD = 0.7, the upper and lower
arms unequally contribute to the DC current shown in Figs. 5.9(c) and 5.10(c). This,
consequently, leads to unequal magnitudes of the SM capacitor voltage ripple in the upper
and lower arms, as shown in Figs. 5.9(e) and 5.10(e). To accommodate the change in the
SM capacitor voltage ripple, the SM capacitor is sized larger than Case A. In this case,XC
is sized based on the magnitude of the SM capacitor voltage ripple of the lower arm, which
is larger than that of the upper arm.
The magnitude of the SM capacitor voltage ripple of the lowerarm is 80 V in the buck
mode operation and 83 V in the boost mode operation. As shown in Figs. 5.9(d) and
5.10(d), the peak to peak magnitude of the phase current ripple s equal to 18 A for both
modes of operation. As confirmed by the waveforms of Figs. 5.9and 5.10, in both modes
of operation, the magnitudes of the SM capacitor voltage ripple and AC component of the
phase current are below their per-specified constraints. Asshown in Figs. 5.9(c) and (f) to
5.10(c) and (f), in both cases, the power factor of each arm isnear unity so that the arm AC
current component is minimized for the given simulation conditions.
5.3 Chapter Summary
In this chapter, a systematic procedure for sizing the converter components and selecting of
the operating frequency is developed based on the phasor-domain model of the DC MMC in
Chapter 2. Proper sizing of the components ensures the converter achieves high efficiency
while satisfying a set of given design requirements. Simulation results are presented to








































































































Figure 5.9: Steady-state converter waveforms for buck modeof operation whenD = 0.7:
(a) input and output dc voltages, (b) input and output currents, (c) upper and lower arm
currents of phase-leg 1, (d) phase currents, (e) SM capacitor voltages of the upper and





































































































Figure 5.10: Steady-state converter waveforms for boost mode of operation whenD = 0.7:
(a) input and output dc voltages, (b) input and output currents, (c) upper and lower arm
currents of phase-leg 1, (d) phase currents, (e) SM capacitor voltages of the upper and




In this chapter, the development of a 3.5-kW DC MMC prototypeis presented. Experimen-
tal results are provided to:
• Validate the developed mathematical model of the DC MMC.
• Validate the developed design approach.
• Evaluate the proposed control strategy for the half-bridgebased DC MMC.
• Evaluate the proposed control strategy for the full-bridgebased DC MMC.
6.1 Development of the DC MMC Prototype
The design of the DC MMC prototype is provided in this section, which includes com-
ponents sizing and implementation of the control strategy in Opal-RT rapid prototyping
system. The developed DC MMC system is shown in Fig. 6.1
6.1.1 HardwareDesign
The hardware of the DC MMC system involves power stage and sensing/driving circuits.
The design of the power stage includes determination of the following parameters:
• The number of phase legs.
• The number of SMs in each arms.
• The size of arm inductor.
• The size of phase filtering inductor.
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Figure 6.1: Experimental setup.
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• The operating frequency.
• The voltage/current rating of the active switches.
The number of phase legs is determined based on the power rating and cost/loss opti-
mization of the converter. In the developed prototype, two phase legs are used. In contrast
to the conventional DC-AC MMC, in which the number of SMs alsodepends on the total
harmonic distortion requirements, the number of SMs in a DC MMC is determined solely
based on IGBT voltage rating and DC-link voltages. Selection of the number of SMs usu-
ally involves design iterations for sequential-based design approach as the device rating is
tightly coupled with cost and conduction/switching losses. In the prototype, the number
of SMs is set to four. Half-bridge SMs are employed in the lower arms and full-bridge
SMs are employed in the upper arms. It should be noted that thefull-bridge SMs can be
operated in the half-bridge mode by disabling one pair of half-bridge switch module. Three
design constraints are identified. The maximum SM capacitorvoltage ripple is set to 10%
of its nominal average voltage. The maximum phase current ripple is set to 5% of its rated
DC value. The minimum converter efficiency is set to 90%. The specifications and design
constraints of the DC MMC is summarized in Table 6.1.
Table 6.1: Converter Specifications
Quantity Value
Nominal power,P 3.5 kW
DC-link 2 voltage,Vdc2 300 V
Nominal voltage conversion ratio,D 0.7
Number of phase legs,M 2
Number of SMs per arm,N 4
SM capacitor voltage ripple 10%
Phase current ripple 5%
Converter efficiencyη 90%
Based on the identified specifications, the components sizesas well as the operating
frequency are determined by following the design procedureproposed in Chapter 5. The
maximum AC voltage component of each arm are determined by (4.15) as 90 V at nominal
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condition. XL = 3.77 Ω is determined by applying (5.5).XLo = 391Ω is determined
by solving (5.6).XC = 0.45Ω is determined using numerical method to solve for (2.25)
and (2.26). For the laboratory prototype design, an extra voltage/current rating margin is
allowed on the active switches to ensure safety operation. The half-bridge IGBT module
IXYS FII40-06D is chosen to implement the active switches inthe SM. By examining the
semiconductor losses of the IGBT module, an operating frequency of 250 Hz is selected.
The DC MMC parameters are summarized in Table 6.2.
Table 6.2: Parameters of the DC MMC Prototype
Converter Parameters Value
SM capacitor,CSM 1.41 mF
Arm inductor,L 2.5 mH
Phase filtering inductor,Lo 400 mH
Operating frequency,ω 250 Hz
Switch IGBT Model IXYS FII40-06D
The arm inductors and SM electrolytic capacitors are implemented using commercially
available products in the market. The design and fabrication of the phase filtering inductor
is carried out in-house since the coupled inductor requiresa special design. The coupled
inductor is designed by following the design procedure of reference [100]. Amorphous
alloy core is chosen for the coupled inductor due to its high saturation flux density (at
1.56 T) and low core losses. The schematic of the coupled inductor is shown in Fig. 6.2.
The induced DC flux is canceled in the core due to the dot convention of the primary and
secondary winding. Therefore, energy storage is not requird in the core. The coupled
inductor utilizes magnetizing inductance, and a large magnetizi g inductance is required
(0.4 H). Therefore, a small air-gap is designed in the core tominimize the size of the
coupled inductor. Two U-shape cores are clamped together with a plastic insert between
them creating air-gap in the core.
The SMs of the DC MMC are implemented using 16 PCBs, each consists of the power












Figure 6.2: (a) The schmematic and (b) photo of the coupled inductor.
input digital signal from the controller controls the stateof each half-bridge module. This
signal is inverted by using a logic gate to generate a pair of complementary gating signals.
For a half-bridge SM, two sets of identical gate driver circuits are implemented on each
PCB to drive the two switches in the half-bridge. Similarly,four sets of gate driver circuits
are implemented for the full-bridge SMs. The driving circuit includes a dead-time delay
circuit, an open-collector buffer, and an optical coupled gate driver. A dead-time period
during which both switches in the half-bridge are in block state is required to prevent cur-
rent shoot-through during commutation. The dead time can beimplemented in software
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and/or hardware. Since the software generated dead time is vulnerable to noise in a labo-
ratory environment, it is generated using an RC circuit in each SM PCB. This dead time
should be chosen carefully. A shorter than required dead-time may cause both IGBTs con-
ducting at the same time. A longer than required one, however, leads to discontinued arm
current and spike on arm voltages. The dead time can be determined by:
tdelay= [(toff,max− ton,min) + (tpg,max− tpg,min)](1 +m%), (6.1)
wheretoff,max represents the maximum turn-off delay,ton,min represents the minimum turn-
on delay,tpg,maxandtpg,min represent the maximum and minimum propagation delay of the
driver, respectively, and m represent the safety margin, which is usually set to 20%.
The capacitor voltage sensing circuit is implemented in each SM using LEM hall-effect
voltage sensor LV-25. A low-pass filter is used to remove high-frequency noise from the
output signal of the voltage sensor.
6.1.2 ControllerImplementation
The control strategy is implemented through using Opal-RT rapid control prototyping sys-
tem. The Opal-RT system consists of a real-time simulator running real-time operating
system (RTOS) and two Vertex 7 FPGA and I/O expansion units. A host computer is in-
terfaced with the simulator to monitor real-time signals ofthe control system and adjust
controller parameters. The schematic of the control systemis shown in Fig. 6.3. The main
control system is divided into three components: controlle, modulator, and SM capacitor
voltage sorting balancing algorithm. The control system isi plemented in three processing
cores to maximum the speed. The power balance controller andDC-link current regula-
tor generate the reference arm voltage, which is modulated by using the phase disposition
pulse width modulation (PDPWM) technique. The generated moulation indices are fed to
the capacitor voltage sorting algorithm, which sorts the capa itor voltages based on the arm































Voltage & Current 
Signals
Figure 6.3: Control system architecture of the DC MMC prototype.
interface between the real-time controller and the hardware prototype is made through the
FPGA and I/O expansion units. The measured analog input signals from the DC MMC are
interfaced to the CPU cores through the analog-to-digital converter (A/D) that is controlled
by the FPGA. The processed measured signals are fed into the CPU cores. The generated
SM state signals are send to the hardware through digital modules.
6.2 Control Strategy Validation for the Half-bridge Based DC MMC
The capability of the proposed closed-loop control strategy o regulate the DC-link power,
maintain energy balance of the SM capacitors, and minimize AC circulating current of the
half-bridge based DC MMC is experimentally verified. In thissection, the full-bridge SMs
in the upper arms operate in the half-bridge mode as one half-bridge switch module in each
116
full-bridge SM is disabled. A programmable DC electronic load that operates in constant
voltage mode is used to mimic a DC power grid with a constant voltage. A programmable
DC power supply is used to provide input power to the converter. The proposed closed-loop
control strategy in current regulation mode is adopted. Theexperimental results for both
steady-state operation and dynamic response are presented.
6.2.1 Steady-stateOperation
Two case studies are presented in this section forD = 0.52 andD = 0.7. The experimental
waveforms of the DC MMC in steady state atD = 0.52 whereP = −1 kW, are presented
in Fig. 6.4. The operating condition is summarized in Table 6.3. As shown in Fig. 6.4, the
average SM capacitor voltages of the upper and lower arms arem intained at 62.5 V. The
divergence between the SM capacitor voltages of the upper and lower arms are minimized
by the controller. Fig. 6.4(b) shows the reference signal ofthe arm voltages of the phase-
leg-1. The AC voltage components of the upper and lower arms ae m intained equal in
amplitude. The maximum value of the upper arm voltage is maintained at 250 V while the
minimum value of the lower arm voltage is maintained at 0 V as the controller applies the
maximum attainable amplitudes of the upper and lower arms voltages to minimize the AC
circulating current.
Table 6.3: Operating Condition forD = 0.52
Parameters Value
DC-link 1 voltage,Vdc1 130 V
DC-link 2 voltage,Vdc2 250 V
DC-link 1 current ,Idc1 8 A
The experimental waveforms of the DC MMC in steady state atD = 0.7 whereP =
−1.4 kW are presented in Fig. 6.4. The operating condition is summarized in Table 6.4.
As shown in Fig. 6.5(a), the SM capacitors experience an increased voltage ripple due to
the increased DC power. Fig. 6.5(b) shows the reference signal of the arm voltages of the





































Figure 6.4: Experimental results atD = 0.52.
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voltage to accommodate the voltage conversion ratio changed control the phase-shift
angle to maintain the energy balance of the SM capacitors.
Table 6.4: Operating Condition forD = 0.7
Parameters Value
DC-link 1 voltage,Vdc1 176 V
DC-link 2 voltage,Vdc2 250 V
DC-link 1 current ,Idc1 8 A
6.2.2 DynamicResponse
The dynamic response of the DC MMC to a power step change is provided in this section.
The operating conditions of the prototype are provided in Table 6.5. The experiments
include both buck and boost modes of operation to validate bidirectional operation of the
DC MMC. In both modes of operation, the voltages of DC links 1 and 2 are maintained at
180 V and 240 V, respectively.
Table 6.5: Operating Condition for the Dynamic Response
Parameters Value
DC-link 1 voltage,Vdc1 180 V
DC-link 2 voltage,Vdc2 240 V
The experimental waveforms for boost mode of operation are shown in Fig. 6.6, in
which the nominal SM capacitor voltage is 60 V. Under boost mode f operation, the DC
power supply is connected to DC-link 1 to provide a constant voltage. The DC electronic
load is connected to DC-link 2 to sink power while maintaining a constant bus voltage.
The experimental waveforms for power step-up and step-downsce arios are shown
in Figs. 6.6(a) and (b), respectively. As shown in Fig. 6.6(a), initially, the DC MMC
system is in steady state andIrefdc1 is set to 3 A whileP = 540 W is transferred from DC-
link 1 to DC-link 2. At t = 100 ms,Irefdc1 is changed to 5.5 A corresponding to 1 kW
power throughput. To accommodate the step-up change of the DC-link 1 current, the DC






































Figure 6.5: Experimental results atD = 0.7.
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of voltage references of both arms are maintained at their maximums to minimize the AC
circulating current. The SM capacitor voltages in the upperand lower arms are maintained
balanced by the closed-loop control strategy. It should be not d that under boost mode of
operation,φ is limited within the range of [π2, π). Similarly, the experimental waveforms of
the power step-down test shown in Fig. 6.6(b) confirm that theproposed control strategy
is capable of controlling the converter power throughput, maintaining the SM capacitor
voltages balanced, and minimizing the AC circulating current.
The experimental waveforms of buck mode of operation that include both power step-
up and step-down scenarios are shown in Figs. 6.7(a) and (b),respectively. In the power
step-up scenario, initially,Irefdc1 is set at−3 A to transfer−540 W power. Att = 100 ms,
Irefdc1 is changed to -5.5 A to facilitate the power transfer of -1 kW as shown in Fig. 6.7(a).
Similarly, in the power step-down scenario, a power step-down ccurs at = 100 ms from
-1 kW to -540 W. As demonstrated in Fig. 6.7, in both scenarios, the capacitor voltages of
the SMs of the upper and lower arms are maintained balanced. The AC circulating current
is minimized by maintaining the AC component of the arm voltages at its maximum. The
converter operates in the region ofφ ∈ (π, 3π2 ] in buck mode of operation.
6.3 Control Strategy Validation for the Full-bridge SM Based DC MMC
In this section, the proposed enhanced control strategy in Chapter 4 is experimentally vali-
dated. Specifically, the capability of the proposed controlstrategy to reduce AC circulating
current and SM capacitor voltage ripple, extend power transfer capability, and maintain
SM capacitor voltage balance is evaluated experimentally.The experimental results for
both steady-state operation and dynamic response are presented. Comparative evaluations




Two case studies are presented in this section forD = 0.7 andD = 0.8. In each case,
experimental results are obtained for bothζ = 1 andζ = 1.2. The experimental waveforms
of the DC MMC in steady state atD = 0.7 whereζ = 1 andζ = 1.2, are presented in
Figs. 6.8(a) and (b), respectively. The operating condition of D = 0.7 is provided in Table
6.6. In both scenarios,P = −1.6 kW is transfered. As shown in Fig. 6.8(a), the average
SM capacitor voltages of the upper and lower arms are maintained at 75 V atζ = 1.
φ = 224° is generated by the controller to maintain energy balance of the SMs. The AC
voltage components of the upper and lower arms are maintained equal in amplitude. The
maximum value of the upper arm voltage is maintained at 300 V while the minimum value
of the lower arm voltage is maintained at 0 V. In Fig. 6.8(b), 20% SM capacitor voltage
elevation is enabled. Consequently, the average SM capacitor voltages are increased to 90
V. Due to the elevation of the SM capacitor voltages, the maxium voltage of the lower
arm is increased to 360 V and the minimum voltage of the upper arm is reduced to -60 V
as shown in Fig. 6.8(b). Compared to the experimental resultat ζ = 1, the AC circulating
current and SM capacitor voltage ripple atζ = 1.2 are reduced significantly. The peak-to-
peak amplitude of the AC circulating current atζ = 1 andζ = 1.2 are measured as 13.85 A
and 8.32 A, respectively. The maximum peak-to-peak SM capacitor voltage ripple atζ = 1
andζ = 1.2 are measured as 5.83 V and 3.6 V, respectively. A 40% reduction in the AC
circulating current and 38% reduction in the SM capacitor voltage ripple are achieved by
20% SM capacitor voltage elevation. Moreover,φ = 195° is generated by the controller at
ζ = 1.2. A 29° reduction is achieved compared to the case ofζ = 1 for the same power
level. The reduction inφ signifies an increase of the maximum converter power.
The experimental waveforms of the DC MMC in steady state atD = 0.8 whereζ = 1
andζ = 1.2, are presented in Figs. 6.9(a) and (b), respectively. The operating condition
is listed in Table 6.7. In both scenarios,P = −1.8 kW is transfered. As shown in Fig.
6.9, the average SM capacitor voltages of the upper and lowerarms are maintained at 75
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Table 6.6: Operating Condition forD = 0.7
Parameters Value
DC-link 1 voltage,Vdc1 210 V
DC-link 2 voltage,Vdc2 300 V
DC-link 1 current ,Idc1 7.7 A
V and 90 V forζ = 1 andζ = 1.2, respectively. The peak-to-peak amplitude of the AC
circulating current atζ = 1 andζ = 1.2 are measured as 16.23 A and 7.36 A, respectively.
The maximum peak-to-peak SM capacitor voltage ripple atζ = 1 andζ = 1.2 are measured
as 7.4 V and 3.3 V, respectively. A 54% reduction in the AC circulating current and 55%
reduction in the SM capacitor voltage ripple are achieved by20% SM capacitor voltage
elevation. As shown in Fig. 6.9(a), the phase shift angle is maintained at 266° atζ = 1,
which indicates that the converter operates near its maximum power transfer capability at
φ = 270°. By settingζ to 1.2, A 70° reduction inφ is achieved, which translates to a
significant increase of power transfer capability of the converter compared to the case of
ζ = 1.
Table 6.7: Operating Condition forD = 0.8
Parameters Value
DC-link 1 voltage,Vdc1 240 V
DC-link 2 voltage,Vdc2 300 V
DC-link 1 current ,Idc1 7.7 A
6.3.2 DynamicResponse
Dynamic response of the proposed control strategy is evaluated tζ = 1.2. The exper-
imental waveforms for power step-up and step-down scenarios tD = 0.8 are shown in
Figs. 6.10(a) and (b), respectively. In both scenarios, theDC-link 1 and DC-link 2 voltages
are 240 V and 300 V, respectively. The SM capacitor voltages ar maintained at 90 V. As
shown in Fig. 6.10(a), initially, the DC MMC system is in steady state andIrefdc1 is set to 4
A while P = −1 kW is transferred from DC-link 1 to DC-link 2. Att = 100 ms,Irefdc1 is
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changed to 7 A corresponding to 1.7 kW power throughput. To acc mmodate the step-up
change of the DC-link 1 current, the DC component of the lowerarm voltage andφ are
increased. The SM capacitor voltages in the upper and lower arms re maintained balanced
by the closed-loop control strategy. In addition, the maximum voltage of the lower arm is
maintained at 360 V and the minimum voltage of the upper arm isaintained at -60 V for
AC circulating current minimization. Similarly, the experimental waveforms of the power
step-down test shown in Fig. 6.10(b) confirm that the proposed control strategy is capa-
ble of controlling the converter power throughput, maintaiing the SM capacitor voltages
balanced, and minimizing the AC circulating current.
6.4 Chapter Summary
This chapter presents the development of a DC MMC prototype.Th hardware design and
control system implementation are presented. Experimental results are provided to validate






















































Figure 6.6: Experimental waveforms of the DC MMC in boost mode f operation for (a)























































Figure 6.7: Experimental waveforms of the DC MMC in buck modef operation for (a)
























































































































































































Figure 6.10: Experimental waveforms of the DC MMC atD = 0.8 for (a) power step-up
and (b) power step-down scenarios.
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CHAPTER 7
CONCLUSIONS AND FUTURE WORK
In this chapter, the contributions of this research and future work are discussed.
7.1 Contributions
The main contributions of this work are:
• A large-signal model of the DC MMC is developed in the phasor domain. The pro-
posed analytical model captures key parameters of the converter in steady state. Fur-
thermore, a dynamic model is developed for the SM capacitor voltages. The pro-
posed dynamic model enables calculation of the SM capacitorvoltage ripple in the
time domain.
• A closed-loop control strategy is developed for the half-bridge SM based DC MMC.
The DC MMC requires accurate control of the AC circulating current to maintain the
energy balance of its SM capacitors. A detailed analysis is carried out to reveal the
necessary conditions for minimization of the AC circulating current. The developed
dynamic control strategy regulates the DC-link voltage/current while maintaining the
SM capacitor voltage balance of the DC MMC over a wide range ofvoltage conver-
sion ratios. The key advantage of the proposed control strategy is that minimum AC
circulating current is attained for the half-bridge SM based DC MMC under arbitrary
operating condition.
• A control strategy is developed to extend the power transfercapability and reduce
AC circulating current of the DC MMC exploiting full-bridgeSMs. The DC MMC
suffers poor active switch utilization ratio and reduced power transfer capability at
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voltage conversion ratios close to unity or zero. The developed control strategy al-
lows the converter to operate with elevated SM capacitor voltage while maintaining
the energy balance of its SM capacitors. The salient benefitsof the proposed control
strategy includes extended power transfer capability, reduc SM capacitor voltage
ripple and AC circulating current, and improved active switch utilization.
• A constraints-oriented design approach is proposed for theDC MMC based on the
developed analytical model. This design approach is the first systematic procedure
for the new class of DC MMC. Design equations are derived for the arm inductor,
inductive filter, and SM capacitor. A set of design constraints are identified that
guarantees the proper operation of the converter. By following the proposed design
procedure, sizes of all passive components are determined ad the operating fre-
quency is selected. The design process ensures that the convrter meet its electrical
specifications.
• A DC MMC prototype is developed. The eff ctiveness and abilities of the pro-
posed control strategy is verified experimentally in terms of regulating DC-link volt-
age/current, maintaining energy balance of the SM capacitors, and minimizing the
AC circulating current.
7.2 Future Work
The future work in the following areas include:
• Develop an optimization-oriented design approach for the DC MMC. The control
strategy developed in Chapter 4 requires full-bridge SMs. The number of full-bridge
SMs and elevation coefficient need to be selected based on a trade-off between the
converter efficiency and cost. A large number of full-bridge SMs and elevation co-
efficient lead to further extended power transfer capability and reduced AC circulat-
ing current. However, more switches, capacitors, and driving circuitry are required,
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which leads to increased cost. Furthermore, the number of SMs per arm and number
of phase legs are also coupled with the converter cost. A optimization-oriented design
approach that accounts for the SM capacitor voltage elevation should be developed
to achieve optimized performance for the DC MMC.
• Experimentally validate the developed closed-loop control s ategy for the full-bridge
SM based DC MMC. In particular, the ability of the control strategy to extend the
converter power transfer capability and reduce the AC circulating current need to be
validated
• Develop a method to design the compensators used in the closed-l op control strat-
egy. The parameters of the compensators should be selected such that the transient
response of the DC MMC meet a given set of specifications.
• The DC MMC experiences unequal peak currents in the upper andlower arms.
This translates to uneven power loss distribution among thesemiconductor devices.
The unequal temperature variations among the semiconductor devices in the upper
and lower arms may compromise the reliability of the DC MMC. Acontrol strat-
egy/topology modification should be developed to balance the thermal stress of the
semiconductor devices in the DC MMC.
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